18-Jan-021W. Karpinski System Test 2002 1.Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.

Slides:



Advertisements
Similar presentations
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Advertisements

   >>> 
FE electronic box Construction of end piece OT module Electronic components Mechanics Cooling.
Lecture 1: Safety and Protection. 1. A robot may not injure a human being or, through inaction, allow a human being to come to harm. 2. A robot must obey.
Juan Valls 1 TOB System Test Status Report  DS ROD System Test Setup  DAQ Software  DS ROD Characterization PLL, FED Timing Scans OPTO Scans  Noise.
Microwave Interference Effects on Device,
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
Electronic Components
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Layout of the Power Distribution on Support Tube for Phase I Lutz Feld, Waclaw Karpinski, Katja Klein, Jan Sammet, Michael Wlochal.
PROFIBUS wiring/installation can be done with:
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
System Test Status Report R. D’Alessandro 1 TIB System Test Report Where were we ….., Mechanics (layer 3 prototype) Mother Cable & Interconnect Board System.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Electronics Development Plan Goals and Plans for
Waclaw Karpinski General meeting CMS TRACKER SYSTEM TEST Outer Barrel –TOB Inner Barrel –TIB End cap –TEC TIB TOB TEC Different Geometries One.
Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
System implementation of a power distribution scheme based on DC-DC converters F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
CERN – 7 Oct 04 1 LHCb Muon Grounding Anatoli Katchouk CERN Alessandro Balla, Paolo Ciambrone, Maurizio Carletti, Giovanni Corradi, Giulietto Felici, Rosario.
Juan Valls - LECC03 Amsterdam 1 Recent System Test Results from the CMS TOB Detector  Introduction  ROD System Test Setup  ROD Electrical and Optical.
J. Valls, CMS L2-L3 Meeting, Sept ROD Production at CERN  ROD Flow During Production  ROD Flow at CERN  ROD Testing Areas  Infrastructure  Equipment.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
F. Arteche EMC: Electronics system integration for HEP experiments (Grounding & Shielding)
FSP progress update & camera concept Contents: Mechanical structure System components CCD sensor and circuit examples Hybrid concept IIC concept and tasks.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
PADME Front-End Electronics
IC packaging and Input - output signals
Prototyping with Microcontrollers and Sensors
OVER VOLTAGE OR UNDER VOLTAGE
Calorimeter Mu2e Development electronics Front-end Review
Analog FE circuitry simulation
Readout System of the CMS Pixel Detector
cooling and supports of the forward endcap EMC
INDUCTION MOTOR PROTECTION FOR SINGLE PHASING, OVERVOLTAGE AND OVER TEMPERATURE Submitted by:
DCH FEE 28 chs DCH prototype FEE &
Large Area Endplate Prototype for the LC TPC
T1 Electronic status Conclusions Electronics Cards:
Test Slab Status CALICE ECAL test slab: what is it all about?
GlueX Electronics Review Jefferson Lab July 23-24, 2003
Lesson 9: Digital Input-Output Signal Interfacing
The digital read-out for the CSC system of the TOTEM experiment at LHC
GLAST Large Area Telescope:
Overview of T1 detector T1 is composed by 2 arms
LINECARD Semiconductor - IC Electromechanical Interconnect
The digital read-out for the CSC system of the TOTEM experiment at LHC
Presentation transcript:

18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical performance c)thermal behavior 2.Test of the IInd detector group (rings #3, #4, #6) -ring #6 full equipped with Si-Modules,and optical hybrids -ring #3 and #4 ‚ equipped with detector frames, frontend hybrids and optical hybrids only 3.Test of the IIIrd detector group (rings #5, #7) -equipped with detector frames, frontend hybrids and optical hybrids only 4.Test of the Ist detector group (rings #1, #2) -equipped with detector frames, frontend hybrids and optical hybrids only

18-Jan-022W. Karpinski Mechanics omechanical compatibility of the InterConnect Boards (ICB) with the mechanical structure of petals -fixation points, inserts and holes for alignment system -position of the FE hybrid connectors vs. position of the detector modules, mech. stress of the Detector Module -fixation of the optical hybrids and routing of the fibers omechanical stress of the ICB, cable connectors, ends of multiservice cables -due to the plugging and unplugging of multiservice cables -due to current flow in magnetic field, if the petals are tilted a little bit -dynamic stress on the non twisted cable ends due to switching on and off of groups of FE Hybrids, -due to the large thermal expansion coefficient of pcb material and large difference in two operating conditions –30 °C and room temperature

18-Jan-023W. Karpinski

18-Jan-024W. Karpinski

18-Jan-025W. Karpinski Equipment: oMagnetic field, B  1Tesla (Bonn or CERN) oSwitchable dummy load of Frontend Hybrid odummy load of Optical Hybrid oThermo – Vacuum chamber

18-Jan-026W. Karpinski Electrical performance Quality of production ocontinuity of connections, oinsulation test of HV-distribution otest system for mass production of assembled ICB Power distribution ovoltage drops; verification of x-section of power lines overification of points of attachment of sense wires and ground reference omeasurement of the over-voltage (due to switching off/on of the FE hybrids and inductance of the long cables) as a function of capacitive load, protection against over-voltage? olocation of the capacitors on the ICB, total capacitance on the ICB

18-Jan-027W. Karpinski Electrical performance (cont.) Signal Integrity of the distribution of the fast control signals: clock, reset and back plane pulses

18-Jan-028W. Karpinski Technical data Test points: Low voltage:0,1 - 40VDC Insulation test: VDC Test current: 50 mA - 2 A Selective component test Resistors Capacitors Diodes / Zener diodes Costs: Frame : € 64 test points module: 500 € Connection Test System total for 2048 test points: €

18-Jan-029W. Karpinski Connection Test System based on CCUM oDummy of FE - Hybrid eqipped with I2C controlled 16 BIT I/O port and a little logic to test the voltage level on each pin of connector oDummy of OH with a little logic to test the voltage level on each pin of connector

18-Jan-0210W. Karpinski Little Logic to test the voltage level of power pins

18-Jan-0211W. Karpinski Tools for the test of power distribution and Signal Integrity o„Emulator“ of the CCUM with the basic functions

18-Jan-0212W. Karpinski Tools for the test of power distribution (cont.) oSwitch-able dummy load of Front-end Hybrid odummy load of Optical Hybrid both with the proper dynamic resistivity of the power ports Schematics of the dummy

18-Jan-0213W. Karpinski Control link and control optoelectronics on the level of petals omechanical verification of the control ring -fixation of the digital optical hybrids (DOH), fixation of the CCUMs -cable routing -Cooling of the DOH module overification of the electrical performance of control ring -impedance matching, termination, reflections -shielding of cables, shielding of DOHs -voltage margin, cross section of power lines and GND lines verification of grounding concept, bit error rate -verification of redundancy of control link

18-Jan-0214W. Karpinski Tools for Tests of Control link 1 stage -CCUM2 pc/petal, -FEC1 pc -Front-end hybrids orfew -dummies with I2C I/O Port 4-11 pc 2 stage -1 control link 6 CCUMs (3) -ICB for IInd group3pc -Inter-petal cables 3 pc -FEC 1 pc -dummies with I2C I/O Port pc 3 stage -Optical link1 pc -Digital Optical Hybrid2 pc/control link -ICB for IInd group3pc -Inter-petal cables 3 pc -dummies with I2C I/O Port pc

18-Jan-0215W. Karpinski oPick up from digital signals oGround loops, grounding of frames oNoise from cooling system if any? oStudies of shielding requirements of petals oInfluence of ripples on the supply voltage to the quality of APV readout oCommon mode effects at the level of power groups ; can noise from crazy chips feed through the power lines to other chips. Noise studies with Si-Detectors of II detector group

18-Jan-0216W. Karpinski Required readout electronics Services LV – Power Supplies : HP E3633A + HP E3614A HV – Biasing: EHQ 8006F, 8 isolated channels, 600V, noise =2 mVpp, I resolution =100pA Temp Control: Keithley 2700 DAQ

18-Jan-0217W. Karpinski Test of Interconnect - Boards

18-Jan-0218W. Karpinski Test of the Control - Link