Gigabit Ethernet PMD Opto-Link, Inc. – Progress Summary Vinh Nguyen, Clifton Kerr, Andrew Meyerson, Bryan Justice April 21, 2005.

Slides:



Advertisements
Similar presentations
Basic Troubleshooting
Advertisements

Microprocessor Motor Control Spring Introduction  Stamp projects Robots  Sensors  Motor control  Logic Rocketry  Reading acceleration (“g”
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Project Workshops Project Planning 1. Project planning proper management is essential the responsibility of the student with the advice of supervisor.
Group 3 Exploring Engineering Darin Gray July 8 th, 2011.
Chapter 6: Errors, Error Detection, and Error Control
Chapter 6 Errors, Error Detection, and Error Control
Gigabit Ethernet PMD Opto-Link, Inc. – Status Report 9 Vinh Nguyen April 14, 2005.
Surface Mount Device Soldering Materials by Linz Craig.
Fiber Optics LINK LOSS BUDGET.
ECE 135 – The Three Presentation 10 Bryan Chavez with Pat Cleary & Kevin Parker April 14 th, 2005 April 14 th, 2005.
Presenter: Kenny Haulk
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r Astou Thiongane,
Gigabit Ethernet EE 164 Group 2 – Presentation 7 Ungtae Lee April 8th 2004.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
GIGABIT ETHERNET DESIGN ECE Spring 2004 Group 1 Presentation 5 – Yashar Pirzadeh.
Senior Design 4006C Group G7 Final Report 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff Schlipf.
Chapter 8 Basic System Design. System factors for designing from scratch: Design Verification FactorAvailable choices Type of fiberSingle mode, multimode,
ECE 135 – The Three Presentation 8 Pat Cleary with Kevin Parker & Bryan Chavez March 24 th, 2005 March 24 th, 2005.
Project GabE ECE 135 – Spring 2005 Final Presentation Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.
CS 453 Computer Networks Lecture 9 Layer 2 – Data Link Layer.
ECE 135. Opto-Electronics Design Project Spring 2006.
ECE4006 – Final Presentation Group 6, Spring 2003 Gigabit Ethernet Vikas Parekh.
Data Communications & Computer Networks, Second Edition1 Chapter 6 Errors, Error Detection, and Error Control.
Optical Gigabit Ethernet Group 4 Presentation 3 February 10, 2005 David Larado.
Optical Gigabit Ethernet Group F.O.R.E. Final Presentation Chris Abbott, Ronen Adato, David Larado 4/21/2005.
ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.
JgimenoIWM-12/1/2004 Fiber Optic module 1 STUDIES AND DEVELOPMENT OF A FIRST FIBER OPTIC MODULE PROTOTYPE Javier Gimeno Vicente.
Group 2 - Project Update April 1, 2004 Tyler Helble.
WATERFALL DEVELOPMENT MODEL. Waterfall model is LINEAR development lifecycle. This means each phase must be completed before moving onto the next!!! WHAT.
Gigabit Ethernet PMD ECE135 Group 2 – Presentation 1 Vinh Nguyen January 9, 2005.
Gigabit Ethernet PMD ECE135 Group 2 – Presentation 2 Andrew Meyerson February 3, 2005.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
Lecture Focus: Data Communications and Networking  Transmission Impairment Lecture 14 CSCS 311.
Gigabit Ethernet PMD ECE135 Group 2 – Presentation 4 Clifton Kerr February 17, 2005.
Intel/Agilent OE Group Karen Cano Scott Henderson Di Qian.
Presenter: Kenny Haulk. 2 This Week’s Highlights Tested Receiver with attenuation and shielding Measured power output from GDS1250 TX and our own VCSEL.
Attenuation is the loss of signal strength, for example, when cables exceed a maximum length. This means that a 1 bit voltage signal loses amplitude as.
Project GabE ECE 135 – Spring 2005 Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.
Gigabit Ethernet EE 164 Group 2 – Presentation 3 Ungtae Lee February 19 th /13.
Gigabit Ethernet PMD Opto-Link Inc. – Presentation 5 Vinh Nguyen February 24, 2005.
Gigabit Ethernet Design ECE 135 – Spring 2005 Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.
Status Presentation Group 7: 1394b Receiver Aparna Trimurty Stancil Starnes Jeff Shlipf March 28th, 2002.
Gigabit Ethernet TxRx ECE Group 2 – Presentation 4 Andrew Tupper February 26, 2004.
Gigabit Ethernet PMD Opto-Link, Inc. – Status Report 7 Andrew Meyerson March 24, 2005.
Group 2 - Project Update Feb Tyler Helble.
ECE 135 – Group 3 Presentation 4 Bryan Chavez with Pat Cleary & Kevin Parker February 10 th, 2005 February 10 th, 2005.
Gigabit Ethernet PMD Opto-Link Inc. – Presentation 6 Bryan Justice March 10, 2005.
Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.
ECE Group 2 – Presentation 8
Development of T3Maps adapter boards
Opto-Link, Inc. – Status Report 8 Clif Kerr March 31, 2005
ECE 135 – BtrLaytDanNvr Presentation 7
Optical Gigabit Ethernet
ECE4006 Group 6 – Presentation 5
ECE4006 Group 6 – Presentation 9
Gigabit Ethernet Design ECE 4006C – Spring 2003
Melanie Garrick Barry Mullins Nihar Patel Jason Young
Allen Duncan Curtis Grens Kenny Haulk Chris Lambrecht Nassisa-Geda Techane April 24, 2003.
GIGABIT ETHERNET DESIGN ECE Spring 2004 Group 1
Gigabit Ethernet Design ECE 4006C – Spring 2003
Optical Gigabit Ethernet
Optical Gigabit Ethernet
ECE135 Group 2 – Presentation 3
ECE 135 – VCSEL Kings Presentation 5
Optical Gigabit Ethernet
GIGABIT ETHERNET DESIGN ECE Spring 2004
Group 5 – ECE 4006: Week 6 Nihar Patel 7/17/2019.
Capstone Design Update Week 9 ECE 4006 – Group 1
Presentation transcript:

Gigabit Ethernet PMD Opto-Link, Inc. – Progress Summary Vinh Nguyen, Clifton Kerr, Andrew Meyerson, Bryan Justice April 21, 2005

Project objective Design, assemble, and test the Physical Medium Dependent (PMD) layer of a Gbps Ethernet optoelectronic link

Defining Success  IEEE compliance is necessary at a minimum  Staying within our allowed budget  Assuming the specs are met, the most successful board will feature the least costly BOM.

Project Planning

 To ensure that the project was completed on time, a Gantt chart was developed  The Gantt chart shows the scheduled tasks and the progress made on each task  The Gantt chart also shows whether work is proceeding on-schedule

Initial Gantt Chart

Gantt Chart Revisions  An initial Gantt chart developed based on project objectives and deadlines  Actual progress rapidly deviated from initial Gantt chart  The initial Gantt chart revised based on rate of progress  The Gantt chart finalized after ~4 weeks

Final Gantt Chart

Final Gantt Chart Cont.

Hindsight  Time crunch towards end of semester  Should have allocated more time to testing  Should have worked harder/allocated less time to early project phases

Ideal Gantt Chart

Ideal Gantt Chart Cont.

Project Specifications

 PMD should conform to the IEEE specifications for type 1000BASE-SX (Short Wavelength Laser)  Key specs: Bit-Error rate < 1 x E9  Proper operation with 7dB attached attenuation  Open and defined eye diagram (low noise)  Extinction ratio > 9dB  Eyesafe laser output (< 1mW)

 Transmit characteristics (from 802.3z standard)

 Receive characteristics (from Standard)

Part Selection

Part Selection Process  Factors in part selection were:  Product specs (chosen parts must result in an IEEE compliant optical link budget)  Ability to contact and get responses from companies and vendors  Stocking and a sufficiently fast lead time for us to obtain the parts in time to build our prototype

VCSEL Selection  AOC HFE419x-541  Suited to our specifications  Available within two weeks  Best pricing  Suitable Emcore sample VCSELs were also secured

AOC HFE419x Corner Analysis

PD Selection  AOC HFE ROSA  Suited to specifications  Delivery within two weeks  Relatively inexpensive in all quantities  We would eventually find that incorporating the PD and TIA into one can completely eliminated crosstalk issues.

HFE ROSA 4-Corner Analysis

Optical Link Budget

Optical Link Budget Description  An optical link budget was computed to ensure that all active components would function together  Data from the 4-Corners analysis of the VCSEL and the ROSA was used

Optical Link Budget

Design and Assembly

The Design Process  Schematics based largely off of past designs, with some modification. Filtering and decoupling a major focus, to make sure everything worked as planned. PDs no longer widely available; ROSA replacing both the PD and the trans-impedance amp and simplifying circuit  Schematic design translated to PCB layout In translation, emphasis on correctness first and spacing second Transmission line considerations important

Transmitter Design Schematic

Receiver Design Schematic

Board Layout

Board Construction  First design assembled with no problems components very small and hard to solder, in part due to smaller pads Don’t underestimate how long it takes to put together a board

Board Construction (continued)  Second design construction was rushed after first failed to work Communication mishap (and the depths of Hudson) left one person to assemble board Soldering alone is no fun. Bring a solder buddy, as one person only has two hands.

Board Construction (continued)  Aggressive design construction – last ditch attempt to get a working board Primarily done because debugging the then-broken common-cathode design was not efficient. Something had failed, but we couldn’t isolate it. While soldering, the cause of our previous failures became clear. Corrected on this assembly.  Returned later to add a receiver to this design Needed to do our most aggressive loop-back test. The solder job was rushed once, and the receiver wasn’t perfect the first time around. Limiting amp had to be replaced.

Testing and Troubleshooting

Receiver Board Testing  First receiver circuit constructed worked from the start No appreciable signal loss with 7dB optical attenuation No errors detected with the BER tester in 5+ minutes of operation Receiver eye with no attenuationReceiver eye with 7dB optical attenuation

Receiver Board Testing (continued)  Second receiver circuit wasn’t so easy Eye not clean on regular test (but loopback was no worse) Error rate of about 10%, so signal was good enough for the equipment to get a lock but not much better. Bad receiver eye with 7dB optical attenuation

Receiver Board Testing (continued)  But was easily fixed Limiting amp poorly attached and multiple pins bridged/ BER of at worst 1e-10 once repaired Fixed receiver eye with 7dB optical attenuation

Transmitter Testing  First two transmitters didn’t work so well. First, no optical output as the laser was in “upside down” Fixed orientation, and got a very messy noise band with the traces of an eye inside. Insufficient signal? Transmitter PRBS7 Signal with no attenuation

Transmitter Testing (continued)  Troubleshooting accidentally led to part failures. We blew two VCSELs and a handful of ferrite bead inductors.  Replaced parts, and then got the “magic probe” effect Probing the output pins of the laser driver cleaned up the eye Signal output when using the probe across the output pins

Transmitter Testing (continued)  Third time was the charm Aggressive design transmitter just worked. Same eye as with the “magic probe” on the other design At minimum currents, 1e-10 BER with 7dB optical attenuation  Tracked down the source of the “Magic Probe” while testing the good transmitter… Only happened when probe touched laser driver output pins Pushing down on the chip with excessive force produced the same result Bad solder joint!

The Loop-Back Test  Once we got a working transmitter and receiver on one board, it just worked.  Lots of jitter on the eye, but lots on the clock too Connection seems to be getting less reliable with time at the splitter Did not effect bit error rate measurements  After 15 minutes of continuous testing, still no errors and a BER of 0  Eye totally disappears when optical cable is removed, so entirely a product of transmitted light and not electrical cross-talk.

The Loop-Back Test A good, clean eye with a tiny bit of clock- induced trigger jitter

Budget and Ordering

Preliminary Budgeting (estimation)  AOC VCSEL: $14.50 (2)  AOC ROSA: $10.00 (2)  Two board fabs: $70.00  Maxim driver and limiting amp, Digikey passives, and Murata inductors, plus allowances for shipping costs: $80.00  Total projected budget: Approximately $210.00

Estimated Budget  Realized that our preliminary budget was very off (i.e. didn’t even add up right)  More itemized for actual parts we intended to use as well as quantities of parts  Based on previous shipping costs estimated total costs for entire project  Still under budget, although not by much ($ for the project)

Final Budget  Determined that a second board fabrication was unnecessary since first design was adequate  Includes total amounts paid for parts, shipping  Total of $ for the project, which is almost $100 below budget

Final Budget

Bill of Materials  Total cost of mass producing the board was found to be $23.93

Bill of Materials

Ordering  Vendors included Digi-Key Jameco PCB Express  All parts were received in timely fashion and progress was never delayed due to waiting for parts

Ordering  It was learned that Digi-Key has a $5 handling charge for any orders under $25  Therefore it is a good idea to know and get all of your parts at once in order to save some money  Back-ordered parts are not good  Sometimes you pay for next day shipping when ground is what you wanted

In Retrospect  When determining the number of parts to order, it should be assumed that you will need both multiple board fabrications as well as extra parts. This means you should initially order more than 10 ferrite beads.  Although individual parts may be more expensive from a certain vendor, it is still best to order as many parts as possible from the same vendor  It is possible to hide embezzlement under the line “Shipping and Handling” in the budget