In situ TEM Study of Ni-InGaAs Solid-State Reactions Renjie Chen.

Slides:



Advertisements
Similar presentations
Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Advertisements

by Alexander Glavtchev
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
High-K Dielectrics The Future of Silicon Transistors
ITRS 2003 Front End Processing Challenges David J. Mountain *Gate Stack Leff Control *Memory Cells Dopant Control Contacts *Starting Material FEP Grand.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Zhang Xintong 11/26/2014 Process technologies for making FinFETs.
2007 DRC Ultra Low Resistance Ohmic Contacts to InGaAs/InP Uttam Singisetti*, A.M. Crook, E. Lind, J.D. Zimmerman, M. A. Wistey, M.J.W. Rodwell, and A.C.
SYNTHESIS OF COPPER NANOWIRES WITH NANO- TWIN SUBSTRUCTURES 1 Joon-Bok Lee 2 Dr. Bongyoung I. Yoo 2 Dr. Nosang V. Myung 1 Department of Chemical Engineering,
DRC mS/  m In 0.53 Ga 0.47 As MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain Uttam Singisetti*, Mark A. Wistey, Greg.
Si and Ge NW FETs, NiSi-Si-NiSI conductor hetero-structures and manufacturing steps Csaba Andras Moritz Associate Professor University of Massachusetts,
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
Twin Silicon Nanowire Field Effect Transistor (TSNWFET)
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.
The Sixth International Workshop on Junction Technology (IWJT), May 15-16, 2006, Shanghai, China. Formation and characterization of aluminum-oxide by stack-
 Graphene: Exfoliation: Graphite flakes obtained from Asbury Carbons, Inc. are placed on clear tape in close proximity. Once applied to the tape, repeated.
December 2, 2011Ph.D. Thesis Presentation First principles simulations of nanoelectronic devices Jesse Maassen (Supervisor : Prof. Hong Guo) Department.
IC Process Integration
20/03/2003 Impact of Carbon on short channel behavior in deep submicronic N MOSFET’s 4 th European Workshop on Ultimate Integration of Silicon Impact of.
Advanced Process Integration
Crystal Growth of III/V Semiconductor Nanowires Kobi Greenberg.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and
Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH.
PROJECT GUIDE GROUP MEMBERS Dr.B.GOPI,B.E.M.E.Ph.D P.MENAKA G.NIVEDHA M.PAVITHRA M.POORNIMA G.PRIYA 1.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
© 2008, Reinaldo Vega UC Berkeley Top-Down Nanowire and Nano- Beam MOSFETs Reinaldo Vega EE235 April 7, 2008.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
III-V MOSFETs: Scaling Laws, Scaling Limits,Fabrication Processes A. D. Carter, G. J. Burek, M. A. Wistey*, B. J. Thibeault, A. Baraskar, U. Singisetti,
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
12 nm-Gate-Length Ultrathin-Body InGaAs/InAs MOSFETs with 8
UIC Physics Tessa Cooper Materials Science and Engineering Rutgers University Advisors: Dr. R. Klie and Q. Qiao Department of Physics, University of Illinois.
Weekly Group Meeting Report
Ultrathin InAs-Channel MOSFETs on Si Substrates Cheng-Ying Huang 1, Xinyu Bao 2, Zhiyuan Ye 2, Sanghoon Lee 1, Hanwei Chiang 1, Haoran Li 1, Varistha Chobpattana.
ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 11: Thermal Property Measurement Techniques For Thin Films and Nanostructures.
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
The Sixth International Workshop on Junction Technology (IWJT), May 15-16, 2006, Shanghai, China. Stack-layered metals AuSiNi ohmic contact to n-InP Wen-Chang.
Ion Beam Analysis of the Composition and Structure of Thin Films
Weekly Group Meeting Report Renjie Chen Supervisor: Shadi A. Dayeh.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Weekly Report Renjie Chen. /6 Summary After Wednesday group meeting, I was trying to finish the last step EBL writing of Fin structure and do ICP dry.
Chieh Chang EE 235 – Presentation IMarch 20, 2007 Nanoimprint Lithography for Hybrid Plastic Electronics Michael C. McAlpine, Robin S. Friedman, and Charles.
Uttam Singisetti. , Mark A. Wistey, Greg J. Burek, Ashish K
ISCS 2008 InGaAs MOSFET with self-aligned Source/Drain by MBE regrowth Uttam Singisetti*, Mark A. Wistey, Greg J. Burek, Erdem Arkun, Ashish K. Baraskar,
A Self-Aligned Epitaxial Regrowth Process for Sub-100-nm III-V FETs A. D. Carter, G. J. Burek, M. A. Wistey*, B. J. Thibeault, A. Baraskar, U. Singisetti,
1 High-Performance Schottky Barrier MOSFET Horng-Chih Lin Department of Electronics Engineering & Institute of Electronics National Chiao Tung University.
MOSCAP Characterization of SNF ALD
Weekly Group Meeting Report
Why MOCVD and GaAs nanowires?
Basic Planar Processes
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
by Alexander Glavtchev
Weekly Group Meeting Report
Contact Resistance Modeling in HEMT Devices
Weekly Report Renjie Chen.
Nanowire Gate-All-Around (GAA) FETs
Introduction to Materials Science and Engineering
Structure-Property Relationships
Ionic liquid gating of VO2 with a hBN interfacial barrier
Multiscale Modeling and Simulation of Nanoengineering:
Beyond Si MOSFETs Part 1.
Presentation transcript:

In situ TEM Study of Ni-InGaAs Solid-State Reactions Renjie Chen

As conventional Si CMOS scaling approaches the end of the roadmap, III-V based MOSFETs are seriously being considered as an alternative technology to continue Moore’s law.[1] To realized high-performance III-V MOSFETs, reliable contact metals for S/D with low contact resistance is essential, especially in highly scales devices. [1] Takagi, S.; Takenaka, M. In High mobility material channel CMOS technologies based on heterogeneous integration, Junction Technology (IWJT), th International Workshop on, IEEE: 2011; pp 1-6 Introduction 2/26 An atomic level understanding of the metal-semiconductor solid-state reaction can can shed light on material-electronic property interactions at nano-scale, especially when the intentional or unintentional defects are present.

3/26 Content 1.Introduction Ni – III-V solid state reaction In-situ TEM & Our group’s work 2.My Preliminary results Process design to fabricate channels on TEM membrane Recipe modification

4/26 Self-aligned S/D Contact Technology Kim, S. etc. Electron Devices Meeting (IEDM), pp Ivana; Pan, J. etc. Applied Physics Letters 2011, 99 (1), Subramanian, S.; etc. Journal of The Electrochemical Society 2011, 159 (1), H16-H21 Ni-InGaAs Solid-State Reaction

Crystallographic Study of Ni-GaAs Lahav, A.; Eizenberg, M.; Komem, Y., Interfacial reactions between Ni films and GaAs. Journal of Applied Physics 1986, 60 (3), GaAs Zinc Blende (a = Å) Ni 2 GaAs hexagonal (a = 3.83 Å, c = 5.04 Å) NiAs hexagonal (a = Å, c = Å) β-NiGa cesium chloride (a = Å) 5/26

Ni-InAs in Nanoscale Channels Chueh, Y.-L., et al. (2008). "Formation and Characterization of NixInAs/InAs Nanowire Heterostructures by Solid Source Reaction." Nano Letters 8(12): Diffusion Modal with Constant Source: Diffusion length: X = (Dt) 1/2 6/26

7/26 In-situ TEM Technique MRS BULLETIN VOLUME 33 FEBRUARY Frances M Ross 2010 Rep. Prog. Phys

8/26 Previous Work in Our Group Heterogeneous Reactions in Ge/Si Core/Shell Nanowires Heterogeneous Reactions in Si Nanowires Tang, W.; Dayeh, S. A.; Picraux, S. T.; Huang, J. Y.; Tu, K.-N., Ultrashort Channel Silicon Nanowire Transistors with Nickel Silicide Source/Drain Contacts. Nano Letters 2012, 12 (8), Dr. Minh’s work, submitted

9/26 Heterogeneous Reactions with presence of TB: Heterogeneous Reactions with presence of TB and GB: Nucleation Modeling: Tang, W.; Picraux, S. T.; Huang, J. Y.; Gusak, A. M.; Tu, K.-N.; Dayeh, S. A., Nucleation and Atomic Layer Reaction in Nickel Silicide for Defect-Engineered Si Nanochannels. Nano Letters 2013, 13 (6),

10/26 Transfer InGaAs Membrane onto TEM Aperture TEM membrane Ni InGaAs [110] Ni TEM membrane Ni InGaAs [100] Ni Standard cubic stereographic projections for the [001] oriented crystal

11/26 Approach 1: Ni-silicide Bonding Multiple Dielectric layers Deposition Bonding with Si TEM aperture Remove InP HfO2 is used for HF resist layer (10 nm) Al2O3 acts as block layer for F-etch (6 nm) SiO2 prevents electronic leakage (200 nm) Ni is used for Nickel Silicide bonding (Ti 25 nm, Ni 100 nm)

12/26 Approach 2: Ni-InGaAs Bonding No need to remove SiNx layer The broken window provides natural hollow square for Ni film evaporation Ni for Ni-InGaAs bonding (Ti 5 nm, Ni 20 nm) Bonding with Ni-InGaAs InP Removal

13/26 Approach 1: Ni-silicide BondingApproach 2: Ni-InGaAs Bonding Decrease Ni film thickness TEM aperture with 1 window (500um x 500um)

14/26 TEM aperture with 9 windows (100um x 100um) TEM aperture with multiple windows increases the chance for unbroken window:

15/26 Fabricate InGaAs Diffusion Channels on Membrane Window 1 st EBL step: Write global/chip marks, followed by evaporation of Ni/Au/Ni 2 nd EBL step: Write Parallel lines on each window, evaporate Ni as both the reaction reservoir and the supporting lines 2 nd EBL step: Write Fin structure in between the Ni lines with different orientation

16/26 MMA/PMMA double layers improve the lift-off process:

17/26 Modified HSQ recipe for Fin writing: MF 319 Low T developing process 25% HDMS High T developing process Without surrounding Ni lines With surrounding Ni lines Dense Ni lines

Summary In situ TEM observation is powerful to investigate the Ni-InGaAs solid state reaction. Diffusion rate, alloy frontier interface, and crystallographic relationship can be studied during in situ TEM observation. Currently, the InGaAs membrane was successfully transferred with modified bonding process, and several problems associated with EBL writing has been solved. Further experiments need to be done in order to prepare the sample ready for TEM study. 18/26

Thanks Q&A 19/26