PACS IBDR 27/28 February 2002 PACS DEC/MEC1 Detectors & Mechanisms Controllers (DEC/MEC) J.-M. Gillis Centre Spatial de Liège (B)

Slides:



Advertisements
Similar presentations
Leicester SRC, 3-5 Dec 2007 Systems engineering at detector level Tim Stevenson.
Advertisements

PACS IIDR, Noordwijk 1-2 Mar 2001 Chopper R. Hofferbert D. Lemke, U. Grözinger, O. Krause, U. Klaas J. Katzer (ZEISS) Max-Planck-Institut für Astronomie,
WHAT IS AN OPERATING SYSTEM? An interface between users and hardware - an environment "architecture ” Allows convenient usage; hides the tedious stuff.
João Rodrigues, Sérgio Brandão, Rui Rocha, Jorge Lobo, Jorge Dias {joaor, {jlobo, rprocha, Introduction The.
PACS IHDR 12/13 Nov 2003 Photoconductor Detector Modules 1 IHDR ASTEQ-GmbH Germany Peter Dinges, Michael Harr, Heribert Krüger, Hilmar Richter, Bernd Zimmermann.
PACS IBDR 27/28 Feb 2002 Herschel PACS SPU - IAC1 Herschel PACS - IBDR SIGNAL PROCESSING UNIT - SPU - HW Unit, Start-up SW and Low-level SW Drivers José.
WBS & AO Controls Jason Chin, Don Gavel, Erik Johansson, Mark Reinig Design Meeting (Team meeting #10) Sept 17 th, 2007.
GLAST LAT Project4.1.7 July 17, 03 LAT Meeting G. Haller V41 GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S LAT.
PACS IIDR 01/02 Mar 2001 Herschel PACS SPU - IAC1 Herschel PACS - IIDR SIGNAL PROCESSING UNIT (SPU) HW Unit, Start-up SW and Low-level SW Drivers José.
CERN Ivan Romera MPE-Technical meeting Status on CERN-ITER collaboration for Machine Protection Acknowledgments: J.Burdalo, R.Schmidt, S.Wagner, M.Zaera.
I/O Tanenbaum, ch. 5 p. 329 – 427 Silberschatz, ch. 13 p
Effective Methods for Software and Systems Integration
S1.6 Requirements: KnightSat C&DH RequirementSourceVerification Source Document Test/Analysis Number S1.6-1Provide reliable, real-time access and control.
RUP Fundamentals - Instructor Notes
Plan- x1 meeting no. 4 – 27/04/10 at NCRA Auditorium, Pune GMRT SERVO SYSTEM PLAN X1 TARGET implements : 1a) Brushless drives 1b) PC-104 Servo computer.
PACS IBDR 27/28 Feb 2002 PACS CRE1 PACS CRE development Ybe Creten, Patrick Merken, Jan Putzeys, Vic Fonderie, Chris Van Hoof IMEC.
PACS IBDR 27/ BOLC/BOLA1 BOLC / BOLA SAp/DAPNIA/DSM/CEA C. CARA WE Design Team: A. BOUERE - N. DEVIN - G. DHENAIN - E. DOUMAYROU M. SEYRANIAN -
PACS IBDR 27/28 Feb 2002 SPU High Level Software1 H. Bischof, A.N. Belbachir (TUVIE) F. Kerschbaum, R. Ottensamer, P. Reegen, C. Reimers (UVIE)
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
BepiColombo/MMO/PWI/SORBET PWI meeting - Kanazawa 24/03/2006M.Dekkali MMO PWI Meeting Kanazawa University 24 th March 2006.
TE-MPE-EP, VF, 11-Oct-2012 Update on the DQLPU type A design and general progress. TE-MPE Technical Meeting.
PACS IIDR 01/02 Mar 2001 Instrument Interfaces1 PACS FPU Opto-mechanical Design Overview and Interfaces J. Schubert MPE.
Product Development Chapter 6. Definitions needed: Verification: The process of evaluating compliance to regulations, standards, or specifications.
PACS IBDR 27/28 Feb 2002 IIDR Close-out1 Close-out of IIDR Recommendations A. Poglitsch.
Refined ECSS Software Process Model Elements SD-TN-AI-0570, Issue 5 APPENDIX D.
PACS IIDR 01/02 Mar 2001 On-Board Data Compression1 On-Board Data Compression Concept A. N. Belbachir Vienna University of Technology.
PACS IHDR 12/13 Nov 2003 IBDR Close-out1 Close-out of IBDR Recommendations A. Poglitsch.
PACS IQR 13 Jan 2005 First Assessment1 The PI’s Self-Assessment A. Poglitsch.
N A S A G O D D A R D S P A C E F L I G H T C E N T E R I n t e g r a t e d D e s i g n C a p a b i l i t y / I n s t r u m e n t S y n t h e s i s & A.
PACS IBDR 27/28 February 2002 PACS Grating Assembly1 Grating Assembly E. Renotte Centre Spatial de Liège (B)
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
LHC Collimation Project Integration into the control system Michel Jonker External Review of the LHC Collimation Project 1 July 2004.
PACS IBDR 27/28 Feb 2002 PACS Data Flow1 PACS Data Flow, Instrument Modes and Operations Helmut Feuchtgruber MPE.
PACS IBDR 27/28 Feb 2002 PACS Instrument Overview1 Instrument Design/Development Status and System Performance PACS Instrument Overview A.Poglitsch MPE.
BWS electronics design status J.Emery & Luca, Pierre-Jean, Emiliano, Jose, Alexander and all past contributors!
DPE CSSW Process Model Annex A WP-400 ECSS Case Study.
An OBSM method for Real Time Embedded Systems Veronica Eyo Sharvari Joshi.
PACS IBDR 27/28 Feb 2002 PACS PI Summary1 Where we are and where to go… A. Poglitsch MPE.
DAQ Development P. Roger Williamson Hansen Experimental Physics Laboratory Stanford University GLAST Collaboration Meeting GSFC February 10, 1999.
PACS IIDR ESTEC 01/02 March 2001 System Engineering 1 PACS Instrument Intermediate Design Review (IIDR) Reinhard Katterloher System Engineering DDVP, Model.
1: Operating Systems Overview 1 Jerry Breecher Fall, 2004 CLARK UNIVERSITY CS215 OPERATING SYSTEMS OVERVIEW.
PACS IHDR MPE 12/13 November 2003 System Engineering 1 PACS IHDR Model Philosophy, Budgets, Interfaces and IID-B Reinhard Katterloher.
PACS IQR13 Jan 2005 Warm Electronics Qualification Status1 Martin von Berg PACS IQR.
PACS IIDR 01/02 Mar 2001 PACS Cryo Harness1 U.Grözinger, D.Lemke, R. Hofferbert Max-Planck-Institut für Astronomie Heidelberg Based on input data from.
Concurrency, Processes, and System calls Benefits and issues of concurrency The basic concept of process System calls.
PACS IBDR 27/28 Feb 2002 Digital Processing Unit1/16 DPU PRESENTATION R.Orfei & S. Pezzuto CNR- IFSI.
PACS IBDR 27/28 Feb 2002 OBSW Simulation1 PACS OBSW Simulation/Test A.Mazy (CSL), S.Pezzuto (IFSI), A.N.Belbachir (TUVIE), H. Feuchtgruber (MPE)
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
PACS SVR 22/23 June 2006 Test Campaigns1 Overview of PACS Test Campaigns Helmut Feuchtgruber MPE.
PACS IIDR ESTEC 01/02 March 2001 Integration and Testing1 PACS Instrument Intermediate Design Review (IIDR) Reinhard Katterloher Integration and Testing.
1DSM/DAPNIA/SAp – J. MartignacPACS - IHDR - MPE – Nov. 12 – 13, 2003 PACS – IHDR PhFPU Design J. Martignac CEA/DSM/DAPNIA Service d’Astrophysique.
PACS IBDR MPE 27/28 Feb 2002 System Engineering 1 PACS IBDR Model Philosophy / Development Plan Reinhard Katterloher.
Mar 18, 2003PFIS CDR1 Control System Summary of Changes Since PDR All the motors, drivers, sensors, switches, etc. have been chosen Built up a mechanism.
PACS SVR22/23 June 2006 Warm Electronics1 Warm Electronics: Components/Subsystems Test Results B. Voss PACS SVR.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
3 He Fridge SPIRE WE Review Dec. 6-7, IFSI 1 3 He Sorption Fridge “Cooler” WE Preliminary Design Presented by: L. Rodriguez / CEA/SAp. Subsystem.
PACS IBDR MPE 27/28 Feb 2002 AIV 1 PACS IBDR Test Cryostat and OGSE Gerd Jakob MPE.
PACS IHDR12/13 Nov 2003 Warm Electronics1 Warm Electronics: Overview, Interfaces, Grounding and EMC Martin von Berg PACS IHDR.
PACS IIDR 01/02 Mar 2001 PACS Grounding Scheme and EMC1 Grounding Scheme and EMC Matthias Rumitz, MPE.
PACS IHDR 12/13 Nov 2003 Digital Processing Unit1/15 DPU PRESENTATION R.Orfei & S. Pezzuto CNR- IFSI.
PACS IQR Kick-off ESTEC, 13 Jan 2005 PA/QA Status1 O.H. Bauer MPE Garching PA/QA Status.
Status of the DSP/ASPOC EM
WBS 1.03 Readout Systems Scope, Cost and Schedule
Working plan for 2017 Acquisition and Control Electronics
EM pre-integration review
Peer Review Agenda (Suggested).
Control System Summary of Changes Since PDR
LIU BWS Firmware status
Presentation transcript:

PACS IBDR 27/28 February 2002 PACS DEC/MEC1 Detectors & Mechanisms Controllers (DEC/MEC) J.-M. Gillis Centre Spatial de Liège (B)

PACS IBDR 27/28 February 2002 PACS DEC/MEC2 Content models design status interface status test results expected performances, budgets procurement, manufacturing & AIV plan schedule milestones product assurance problems areas & critical items

PACS IBDR 27/28 February 2002 PACS DEC/MEC3 Models AVM EM QM FM

PACS IBDR 27/28 February 2002 PACS DEC/MEC4 Design Status - Hardware DEC –CRE I/F updated following modified CRE spec & cryoharness –SPICE model DEC/CRE I/F, simulated power ON/OFF, noise –boards design nearing completion ( EM level ) –1355 FPGA operational ( non redundant version ) link reliability test : > disconnect/reconnect –DEC FPGA operational, integrated in DEC SIM for AVM –next tasks : testing of DEC SIM in AVM, 100% validation of DEC/MEC I/F manufacturing of EM boards ( 2 “base” + 4 “dec” ) interface validation ( 13 CRE cluster = 1 supply 4K ) FPGA final versions ( with sync and redundancy logic ) integration with OBS, 100% testing of HK & TC

PACS IBDR 27/28 February 2002 PACS DEC/MEC5 DEC - FPGA status IIDR ( 3 CRE proto ) => IBDR ( 13 CRE FPGA )

PACS IBDR 27/28 February 2002 PACS DEC/MEC6 Design Status - Hardware MEC : MIM ( Mechanisms Interface Module ) –HK HK board prototype running, to be updated for T° sensors, in use for developing low level software –Grating grating drive validated on separate test system, prototype board for EM in design, to be updated for actual DC/DC –Chopper chopper drive prototype HW in manufacturing –Filter wheel filter wheel drive prototype HW in manufacturing –Calibration sources calibration sources drive prototype HW in manufacturing

PACS IBDR 27/28 February 2002 PACS DEC/MEC7 Design Status - Hardware MEC : DSP –MOSAIC board integrated in AVM, operational –EM prototype hardware running –EM board in fabrication at CRISA –electrical and mechanical interfaces frozen –timing FPGA ( CSL ) validated ( MOSAIC version ) - to be updated for CRISA board + possible merging with MIM DC/DC –architecture designed (1 filter + 1 MEC + 2 relays + 2 DEC) –EM specification done –compliant offer received –manufacturer selected

PACS IBDR 27/28 February 2002 PACS DEC/MEC8 Design Status - On Board Software “High level” layer –DPU interface tested with simulators ( ongoing ) –SPU interface tested with simulators ( ongoing ) –BOLC interface not tested –DEC interface tested with software hardware simulator –interface with low level specified –1355 code to be adapted for CRISA board “Low level” layer –Interrupt handler triggered by timing FPGA, jitter spec OK –readout of HK board validated –motor control, synchronization, black body interface : in development –code for AVM : representative timing & CPU load

PACS IBDR 27/28 February 2002 PACS DEC/MEC9 Development Status - On Board Software “High level” size ( in text lines ) –Total lines : 9582 –Non-comment lines : 4965 –C files lines : 3010 –real code lines : 2000 “Low level” size ( in assembler instructions ) –typical application ( grating cryoprototype ) : 240 lines –housekeeping data acquisition ( on Mosaic ) : 20 –ISR overhead ( context switch etc... ) : 6 –total asm code : 100 instr X 5 cycles X 8192/sec = 23% load not included : libraries ( Virtuoso services ) current executable size : PM = 20 Kw, DM = 16 Kw

PACS IBDR 27/28 February 2002 PACS DEC/MEC10 Development Status - On Board Software detailed design / prototype coding status –Sequencer : 100% –DPU communication : 100% –SPU communication : 100% –housekeeping : 100% –DEC communication : 40% ready to start integration and test with DEC SIM hardware –BOLC communication : 40% –Mechanisms control : 30% prototype developed outside OBS structure High/low layers interface specification under review coding status –simulator and on board software use same source code –code configuration control implemented

PACS IBDR 27/28 February 2002 PACS DEC/MEC11 Design Status - Mechanical Layout SVM accomodation : one box ( similar to BOLC ) dimensions : (L x W x H) ~ 585 x 320 x 320 connector allocation from cryoharness specification preliminary front panel design preliminary box drawing board list and updated mass estimate available iteration needed with prime

PACS IBDR 27/28 February 2002 PACS DEC/MEC12 Interface Status - Overview

PACS IBDR 27/28 February 2002 PACS DEC/MEC13 Interface Status - ICDs

PACS IBDR 27/28 February 2002 PACS DEC/MEC14 Results achieved / current tests CRE interface –measurements done with real 4K with DEC proto ( IMEC report available ) –manufacturing cryo test bench ( 13 4K + DEC EM ) BOLC interface –Spacewire communication design from CEA validated by CSL –Interface test with BOLC simulator planned 03/2002 (TBC) DPU & SPU interfaces –Ongoing : integration testing with software simulators Mechanisms –prototype boards ready, low level software in development –tests planned : Grating : done, Chopper TBD, Filter wheel 03/2002, Calibration source 05/2002, Temp sensors TBD

PACS IBDR 27/28 February 2002 PACS DEC/MEC15 Performance & Budgets Data handling : CPU workload 50 % TBC w/AVM –estimation down, measured some real code, within budget Measurement quality : within noise spec in lab –first results with 1 CRE, coming tests with full supply group Mass & dimensions : iteration required w/prime Power : will probably not decrease –current estimates : 20 to 67 W depending on mode

PACS IBDR 27/28 February 2002 PACS DEC/MEC16 Procurement & Manufacturing

PACS IBDR 27/28 February 2002 PACS DEC/MEC17 Schedule Milestones

PACS IBDR 27/28 February 2002 PACS DEC/MEC18 Problem Areas / Critical Items Mass / volume / SVM accomodation –current estimates above initial IID-B figures - iteration req’d Grating encoder readout –CPPA problems ( rad. tolerance ) [ > keep & shield ] Cryoharness –not confirmed to spec, awaiting evaluation samples mechanism simulators availability