Image Area Edge of Silicon Serial Register Bus wires

Slides:



Advertisements
Similar presentations
Activity 1 : Introduction to CCDs.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
Image Sensor Technologies Chris Soltesz SSE Deluxe Sony Electronics, Inc. BPSD.
6.1 Transistor Operation 6.2 The Junction FET
Transistors (MOSFETs)
Metal Oxide Semiconductor Field Effect Transistors
Kamera CCD Astronomi (2) AS3100 Lab. Astronomi Dasar I Prodi Astronomi 2007/2008 B. Dermawan.
Spectral properties of array sensors Achim Gandorfer Tel. 397 room: S 2.82
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
Semiconductor Light Detectors ISAT 300 Foundations of Instrumentation and Measurement D. J. Lawrence Spring 1999.
NAME OF FACULTY : MR. Harekrushna Avaiya DEPARTMENT: E.C. (PPI-1ST) BASIC ELECTRONICS.
Photodiodes Photons incident on the depletion layer induce a current.
1 CCD RAIN (PHOTONS) BUCKETS (PIXELS) VERTICAL CONVEYOR BELTS (CCD COLUMNS) HORIZONTAL CONVEYOR BELT ( SERIAL REGISTER ) MEASURING CYLINDER (OUTPUT AMPLIFIER)
Transducers Converts one type of energy into another.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Charge Coupled Device (CCD)
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
06/02/2008CCDs1 Charge Coupled Device M.Umar Javed M.Umar Javed.
Photomultiplier Tube m = k 8–19 dynodes (9-10 is most common).
Photodiodes Ingle and Crouch, Spectrochemical Analysis Photons incident on the depletion layer induce a current. In most cases, best response in the NIR.
Chapter 4. MOS Systems Total 3 hours.. The Adventure of Carriers The description must now borrow a picture from the classical books of adventure. To place.
Main detector types Scintillation Detector Spectrum.
April 23, 2008 Astro 890 Detectors Wide, High, Deep, and Sensitive.
Unit-II Physics of Semiconductor Devices. Formation of PN Junction and working of PN junction. Energy Diagram of PN Diode, I-V Characteristics of PN Junction,
1D or 2D array of photosensors can record optical images projected onto it by lens system. Individual photosensor in an imaging array is called pixel.
CMOS image sensors Presenter: Alireza eyvazzadeh.
How CCDs work and why we do
Field-Effect Transistor
ECE 342 Electronic Circuits 2. MOS Transistors
Chapter 6 Photodetectors.
1 Astronomical Observational Techniques and Instrumentation RIT Course Number Professor Don Figer CCDs.
Photon detection Visible or near-visible wavelengths
CCDs : Current Developments Part 1 : Deep Depletion CCDs Improving the red response of CCDs. Part 2 : Low Light Level CCDs (LLLCCD) A new idea from Marconi.
胡淑芬個人小檔案 1 /60. The Nanoscale ■ m = 1 Ångstrom ■ m = 1 Nanometer ■ m = 1 Micrometer ■ m = 1 Millimeter 2 /60.
Low Light Level CCDs (LLLCCD) A new idea from Marconi (EEV) to reduce or eliminate CCD read-out noise.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Where have we been, what have we learned, what questions still prevail, where are we going? Review material, make lists, comment, isolate questions that.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
10/26/20151 Observational Astrophysics I Astronomical detectors Kitchin pp
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Short Channel Effects in MOSFET
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Observational Astrophysics I
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
1 Detectors RIT Course Number Lecture N: Lecture Title.
Fig. 1: Cross section of a circular DEPMOS- FET pixel cell. Charges collected in the “in- ternal gate’ modulate the transistor current. DEPMOSFET team,
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
XYZ 1/7/2016 MIT Lincoln Laboratory APS-2 Diode Simulation First Look V. Suntharalingam 27 July 2007.
Optoelectronics.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
General detectors. CCDs Charge Coupled Devices invented in the 1970s Sensitive to light from optical to X-rays In practice, best use in optical and X-rays.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
Cameras For Microscopy Ryan McGorty 26 March 2013.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
Field Effect Transistors
Topic Report Photodetector and CCD
Government Engineering College Bharuch Metal Oxide Semiconductor Field Effect Transistors{MOSFET} Prepared by- RAHISH PATEL PIYUSH KUMAR SINGH
Nonvolatile memories:
Fully Depleted Low Power CMOS Detectors
Electronics & Communication Engineering
Characterization and modelling of signal dynamics in 3D-DDTC detectors
Revision CHAPTER 6.
Photodetectors.
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Charge Coupled Device Advantages
SCIENTIFIC CMOS PIXELS
EMT 182 Analog Electronics I
Solid State Electronics ECE-1109
Presentation transcript:

Image Area Edge of Silicon Serial Register Bus wires 160mm Image Area Serial Register Read Out Amplifier Bus wires

Image Detectors: CCD and APS Introduction CCD history CCD structure Charge generation and collection Charge transfer & readout APS principles Performance parameters of CCD‘s I. Pardowitz IMPRS – 26.6.2003

Images and reality GALILEI: Ich habe das unvorstellbare Glück gehabt, ein neues Instrument in die Hand zu bekommen, mit dem man ein Zipfelchen des Universums etwas, nicht viel, näher besehen kann. Benutzen Sie es. ... GALILEI: Mensch, reg dich auf! Was du siehst, hat noch keiner gesehen. (B. Brecht „Leben des Galilei“)

From photon to knowledge ħω ...010011010101... interpretation measurement photoeffect e-

Evolution of space CCD‘s OSIRIS Yohkoh Galileo & HST HMC Pathfinder First Fairchild CCD

Structure of a CCD (1) Plan View Cross section Channel stops to define the columns of the image Plan View Transparent horizontal electrodes to define the pixels vertically. Also used to transfer the charge during readout One pixel Electrode Insulating oxide n-type silicon p-type silicon Cross section Every third electrode is connected together. Bus wires running down the edge of the chip make the connection. The channel stops are formed from high concentrations of Boron in the silicon.

Structure of a CCD (2) Image Area Cross section of serial register Below the image area (the area containing the horizontal electrodes) is the ‘Serial register’ . This also consists of a group of small surface electrodes. There are three electrodes for every column of the image area Image Area On-chip amplifier at end of the serial register Serial Register Cross section of serial register Once again every third electrode is in the serial register connected together.

Structure of a CCD (3) Image Area Edge of Silicon Serial Register 160mm Image Area Serial Register Read Out Amplifier Bus wires Photomicrograph of a corner of an EEV CCD. The serial register is bent double to move the output amplifier away from the edge of the chip. This useful if the CCD is to be used as part of a mosaic.The arrows indicate how charge is transferred through the device.

Electric Field in a CCD (1) depletion width: NA [cm-3] Φ[V] W 1016 5 0,8 µm 1015 2,4 µm Electric potential Electric potential W Potential along this line shown in graph above. p p

Electric Field in a CCD (2) The n-type layer contains an excess of electrons that diffuse into the p-layer. The p-layer contains an excess of holes that diffuse into the n-layer. This structure is identical to that of a diode junction. The diffusion creates a charge imbalance and induces an internal electric field. The electric potential reaches a maximum just inside the n-layer, and it is here that any photo-generated electrons will collect. All science CCDs have this junction structure, known as a ‘Buried Channel’. It has the advantage of keeping the photo-electrons confined away from the surface of the CCD where they could become trapped. It also reduces the amount of thermally generated noise (dark current). Electric potential Electric potential Potential along this line shown in graph above. n p Cross section through the thickness of the CCD

Electric Field in a CCD (3) During integration of the image, one of the electrodes in each pixel is held at a positive potential. This further increases the potential in the silicon below that electrode and it is here that the photoelectrons are accumulated. The neighboring electrodes, with their lower potentials, act as potential barriers that define the vertical boundaries of the pixel. The horizontal boundaries are defined by the channel stops. Electric potential Region of maximum potential n p

Charge Collection in a CCD (1) Photons entering the CCD create electron-hole pairs. The electrons are then attracted towards the most positive potential in the device where they create ‘charge packets’. Each packet corresponds to one pixel diffusion length: boundary pixel incoming photons boundary pixel Electrode Structure n-type silicon Charge packet p-type silicon SiO2 Insulating layer

Charge Collection in a CCD (2) Spectral sensitivity a.) Absorption depth in Si blue 450 nm 0,4 µm green 550 nm 1,5 µm red 640 nm 3,0 µm IR 800 nm 10,5 µm tox≈0,2-1µm b.) Charge capacity per unit area incoming photons Pixel size & Dynamic Range C≈1012 e-/cm2 Blooming typ. pixel size= (10µm)2 charge capacity = 50-200 103 e-/pixel

Charge Transfer in a CCD (1) In the following few slides, the implementation of the ‘conveyor belts’ as actual electronic structures is explained. The charge is moved along these conveyor belts by modulating the voltages on the electrodes positioned on the surface of the CCD. In the following illustrations, electrodes colour coded red are held at a positive potential, those coloured grey are held at a negative potential. 1 2 3

Charge Transfer in a CCD (2) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3 Time-slice shown in diagram

Charge Transfer in a CCD (3) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3

Charge Transfer in a CCD (4) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3

Charge Transfer in a CCD (5) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3

Charge Transfer in a CCD (6) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3

Charge Transfer Efficiency Charge Transfer in a CCD (7) +5V 0V -5V 2 Charge packet from subsequent pixel enters from left as first pixel exits to the right. +5V 0V -5V 1 +5V 0V -5V 3 1 2 Charge Transfer Efficiency Radiation 3

Charge Transfer in a CCD (8) +5V 0V -5V 2 +5V 0V -5V 1 +5V 0V -5V 3 1 2 3

Readout Circuit of a CCD Photomicrograph of the on-chip amplifier of a Tektronix CCD and its circuit diagram. Output Drain (OD) 20mm Gate of Output Transistor Output Source (OS) SW R RD OD Output Node Reset Transistor Reset Drain (RD) Summing Well Output Node Output Transistor R Serial Register Electrodes OS Summing Well (SW) Substrate Last few electrodes in Serial Register

On-Chip Amplifier (1) SW R Vout Vout The on-chip amplifier measures each charge packet as it pops out the end of the serial register. RD and OD are held at constant voltages +5V 0V -5V SW SW R RD OD +10V 0V R Reset Transistor Vout Summing Well Output Node Output Transistor --end of serial register (The graphs above show the signal waveforms) OS The measurement process begins with a reset of the ‘reset node’. This removes the charge remaining from the previous pixel. The reset node is in fact a tiny capacitance (< 0.1pF) Vout

On-Chip Amplifier (2) SW R Vout Vout The charge is then transferred onto the Summing Well. Vout is now at the ‘Reference level’ +5V 0V -5V SW SW R RD OD +10V 0V R Reset Transistor Vout Summing Well Output Node Output Transistor --end of serial register OS There is now a wait of up to a few tens of microseconds while external circuitry measures this ‘reference’ level. Vout

On-Chip Amplifier (3) SW R Vout Vout Noise The charge is then transferred onto the output node. Vout now steps down to the ‘Signal level’ +5V 0V -5V SW SW R RD OD +10V 0V R Reset Transistor Vout Summing Well Output Node Output Transistor --end of serial register OS This action is known as the ‘charge dump’ Vout Noise

On-Chip Amplifier (4) SW R Vout is now sampled by external circuitry for up to a few tens of microseconds. +5V 0V -5V SW SW R RD OD +10V 0V R Reset Transistor Vout Summing Well Output Node Output Transistor --end of serial register OS The sample level - reference level will be proportional to the size of the input charge packet. Vout

Active Pixel Sensors (1) with photodiode with photogate Vdd Vdd Vdd Vdd Reset Reset Transistor Reset Reset Transistor PG TX Column Bus Column Bus Select Output Transistor Select Output Transistor

APS readout CMOS = 2T APS (3T) APS

Performance Parameters(1) Spectral range QE = quantum efficiency Noise Dynamic range CCE = Charge Collection Efficiency Dark current CTE = Charge Transfer Efficiency

Performance Parameters (2) Number of pixels Framerate Radiation hardness Power requirements Chip count Technology / Market / Price

Signal-to-Noise Quelle: James Janesick. 2002

Photodetector materials Egap(eV) λ [nm] band Si 1,12 1100 Visible GaAs 1,42 875 Ge 0,66 1800 NIR InGaAs 0,73-0,47 1700-2600 InAs 0,36 3400 InSn 0,17 5700 IR HgCd 0,7-0,1 1700-12500 NIR-FIR

Other detectors PtSi (3-5 um) HgCdTe (3-5 or 8-10 um) CdZnTe QWIP (8-10 um) AlGaN (300 nm)

QE = quantum efficiency