12/09/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.

Slides:



Advertisements
Similar presentations
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Advertisements

MICE Target Report Chris Booth (for target team) Sheffield 23 rd April 2009.
MICE Target Electronics, DAQ and BPS MICE/ISIS Target Meeting 17 th September 2010 P J Smith – University of Sheffield.
The MICE target and the ISIS BPS system By Edward Overton 1.
MICE Electronics Upgrade P J Smith (University of Sheffield) J Leaver (Imperial College) 17 th June 2009.
Status of Electronics and Control System P J Smith University of Sheffield 20 th August 2009.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
MICE Target Electronics & DAQ Update P J Smith University of Sheffield 2 nd December 2009.
MICE Electronics & DAQ P J Smith University of Sheffield.
MICE Electronics Update Mice Target Workshop – Dec 2010 P J Smith James Leaver.
Another 3U unit to be attached to top of here yet! (3U unit provides a few more LED’s and the IO to the FPGA board. It will also provide space for an additional.
MICE Target Report Chris Booth (for target team) Sheffield 7 th May 2009.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
Where Do the 7 layers “fit”? Or, where is the dividing line between hdw & s/w? ? ?
Concept #1: Virtex-4FX Board with Parani Bluetooth Development Kit DAQ – FPGA – PC System Input Output Input Data Data Storage Connection Speed Connection.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Performed by: Rami May, Roee Cohen Instructor: Daniel Alkalay המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Status of Electronics & Control System P J Smith University of Sheffield 16/12/2009.
Target Monitoring and Control Current status DAQ card – NI 6254 Analog/Digital card Problems with Linux version drivers Currently reading up to 12 channels.
Target Online Software J. Leaver 01/12/ /06/2015Imperial College 2 Target Controller Software Software for Stage 1 upgrade nearing completion –Hardware.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Target Electronics 27 th November Overview Current System is composed of many discrete units with separate processors that do not talk to each other.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Hardware Connections for DAQ- FPGA Interface Interface for Driver / Data Acquisition Board P09311 David Howe.
Target Controller Electronics Upgrade Status P. Smith J. Leaver.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
Target Operation and Status Report Chris Booth for Target Team 13 th January 2009 Outline Current target performance Investigation of demonstrator failure.
7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
In-Beam PET Status Report -- TPS. 2 TPS project PET monitoring prototype 2D view of the FOV coverage of the 4+4 modules Use of 4 modules vs. 4 modules.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
GBT Interface Card for a Linux Computer Carson Teale 1.
MICE MICE Target Mechanism Control Electronics Upgrade P J Smith – University of Sheffield James Leaver – Imperial College 2 nd March 2009.
Object-Oriented Modeling Chapter 10 CSCI CSCI 1302 – Object-Oriented Modeling2 Outline The Software Development Process Discovering Relationships.
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
24/10/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.
SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.
Test setup 07/08/ Components Labview control application I2C communication FPGA firmware IC board 2.
Sun SPOT Introduction Miloš Solujić. Outline SPOT – beginnings Technical details - hardware Technical details - software Basestations SPOT – Pros and.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Project Goals Our task was to take the proof of concept and make a production ready prototype with the following parameters Use low cost microprocessor.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Paul Alexander 2 nd SKADS Workshop October 2007 SKA and SKADS Costing The Future Paul Alexander Andrew Faulkner, Rosie Bolton.
Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.
Programme for “Target 3” – test of alternative bearing materials (from Jason Tarrant) –Drawing updates by 11 th November –Bearings: Material approval –
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
Fundamental Digital Electronics
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Development of T3Maps adapter boards
Current Generation Hypervisor Type 1 Type 2.
CALICE DAQ Developments
Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,
Implementing VHDL Modules onto Atlys Demo Board
Presented by: ANDREW COOK, Chief Engineer, CEO
Tracker Software Status
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
State of developments on Readout interface of European DHCAL
數位IC設計 Pei-Yin Chen, 陳培殷.
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

12/09/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded from being an expert system to fully turn-key. Fundamentally the aim is to have a system that can be fully controlled via a PC interface and will fit into the MICE EPICs framework. We are going to use a FPGA board that was designed at Imperial to be a general purpose controller. Plenty of I/O for control purposes and a USB interface to provide the link for soft control / DAQ. 4 USB DAQ PCB boards have been manufactured and there are now (at least) 2 fully functional USB DAQ boards. One is now at Sheffield and the others are at Imperial. Software Drivers for the PC side of the USB interface and the VHDL code to run the USB chip on the USB DAQ board have already been written and tested. These were provided by Matt Noy.

12/09/2015Sheffield University 2 USBDAQ USB Mini- B 1.2V Regulator 2.5/3.3V Regulator Cypress SX2 USB Interface Differential / Single Ended User IO Single Ended User IO 1M Gate Spartan 3 FPGA 4Mb PROM

12/09/2015Sheffield University 3 Target Electronics James Leaver is using these drivers to create the software that will run the PC/board interface. Communication between the board and a host PC has now been established. Paul Smith is currently learning VHDL so that a replica (with improvements!) of the digital components in the present target electronics can be synthesised onto the FPGA. It is expected to be a couple more weeks before he is in a position to start translating the current target hardware over to the FPGA. There will be a requirement for several analogue boards to be interfaced to the USB DAQ board. Some of these boards will represent upgrades to the analogue electronics currently operating in the target controller and there is the possibility that it may be possible to establish the complete target DAQ through the FPGA board and USB interface. All these boards will need designing from scratch as current boards are incompatible with the USB DAQ.

12/09/2015Sheffield University 4 Once P. Smith is in a better position to appraise the details of how the current hardware can be synthesised onto the FPGA a more formal and detailed plan will be drawn up between James and Paul outlining both the stages of the upgrade process and the intended improvements to the target control system. Broadly speaking the process can be broken down into: –Synthesize current digital system (effectively replicating its current function). –Ensure that the replicated system can be fully controlled via a GUI interface and establish bi-directional data flow to the controller. –Create Daughter boards for Analogue IO. –Integrate Target DAQ (if possible) - will require additional daughter boards. –Add a standalone interface to USB DAQ board so it can be fully controlled independently of the host PC.