Larg. Week, April 2002, Electronics Meeting1 Progress Report On Electronics Activities in Paris Bertrand Laforge LPNHE Paris CNRS/IN2P3 – Universités Paris.

Slides:



Advertisements
Similar presentations
ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner.
Advertisements

José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
Overview of ATLAS Liquid Argon Frontend Crate Electronics John Parsons Nevis Labs, Columbia University LAr Electronics ASSO Review, June ATLAS.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
LAr Frontend Board PRR Introduction 1.Overview of FEB functionality 2.FEB performance requirements 3.Development and evaluation of FEB 4.Organization of.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Target Controller Electronics Upgrade Status P. Smith J. Leaver.
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
CMS ECAL End Cap EDR Meeting CERN 28 Nov. to 29 Nov 2000 A.B.Lodge - RAL 1 ECAL End Cap CMS ECAL End Cap Engineering Design Review. EDR meeting held 28.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
DCS planning for ITS/SDD Vojtech Petracek Jiri Kral CTU Prague DCS workshop CERN.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Status of NA62 straw electronics Webs Covers Services Readout.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
RPC Electronics Link system RPC Annual Review, CERN, June 13, 2006 Maciek Kudla for Lappeenranta and Warsaw University.
09/09/2010 TDAQ WG - Louvain 1 LKr L0 trigger status report V. Bonaiuto, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni, F. Scarfi’
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
17 Apr 2002 MCLARG Electronics Meeting News HEC Preshaper PRR passed on Thursday Apr 11 LECC02 (Workshop on LHC Electronics) will be held in Colmar, France.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
SVD Status Markus Friedl (HEPHY Vienna) SVD-PXD Göttingen, 25 September 2012.
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
D. Breton, S. Simion February 2012
Next generation rad-hard links
Production Firmware - status Components TOTFED - status
AM system Status & Racks/crates issues
T1 Electronic status Conclusions Electronics Cards:
HPS Motherboard Electronic Design
CMS EMU TRIGGER ELECTRONICS
Old ROD + new BOC design plans
Online Software Status
ECAL OD Electronic Workshop 7-8/04/2005
Lehman 2000 Project Timeline
RPC Electronics Overall system diagram Current status At detector
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

Larg. Week, April 2002, Electronics Meeting1 Progress Report On Electronics Activities in Paris Bertrand Laforge LPNHE Paris CNRS/IN2P3 – Universités Paris 6&7 SPAC system status Controller Board Development Status Prospects SPAC system status Controller Board Development Status Prospects

2 SPAC System Status Spac Slaves : 5 SPAC3 ASICs received and tested : OK ! ~100 SPAC3 ASICs will arrive in Paris this week  should be available for FE boards quite quickly Irradiation Test in preparation (test by early june ): 4 ASICs (3 receivers, 1 repeater) will be fully tested 1 monitoring VME board has been developed for the test 6 ASICs will be put on another card Test Bench developed in C, C++ is fully functional  implementation of a GUI is ongoing

3 SPAC System Status Implementation of Spac Bus under study : Simulation using SpecctraQuest underway… Spac Bus Optical Link Mockup built in Paris : radhard solution found and tested. - Emitter : FEB optical link ok ! - Receiver : Rad-hard Cern RX40 + Fermionics Pin diode ok !  Packaging RX40 + pin diode to be studied for assembly on controller e.g. Barrel FEC bus : Question : Can we drive 22 SPACs as needed on the EMEC Special ½ crate ? Can it be tested at BNL ?

4 Test Set up at LPNHE CERN RX4010H116 TTC tree SPAC3 Test Boards

5 Controller Board Design Status TTC connectors : –USB mini-B/mini-B : ok ! –Halogen free cables will have to be produced (Molex) Rad-tol TTC fan-out : –Fan out based on a tree of 10H116 chips had been tested : ok ! 10H116 qualified and ordered (thanks to Nevis) Optical reception of TTC signal : –Studies still underway : receiver used for SPAC does not work at 160 MHz. Other solutions under investigation

6 Details on TTC connectors and cables On Board : USB mini-B receptacle (SMT) version Molex 54819b ( Cables : Halogen free, L=40 cm mini-B/mini-B custom cable based on ref. Molex On the Controller, mini-B receptable installed by pair using either : PCB with 3.2 mm local thickness with standard mini-B connector Standard 2.4 mm standard PCB + thread whirled cable connectors

7 Connectors on the controller Optical Part for TTC and SPAC Up to 22 TTC conectors (by pairs on the 2 faces) TTC connector pin out on boards 1 = GND 2 = (D-)TTC- 3 = (D+)TTC+ 4 = not connected 5 = GND + shield connected to GND

8 Prospects A lot of work has been done : –Test of SPAC3 ASICs : ok ! –Test Bench set up for Irradiation test of SPAC ASICs : ok ! –Rad Hard Optical solution tested and qualified for the SPAC : ok ! –TTC connectors (USB mini-B) and TTC Fan out on the controller : ok ! Every SPAC system aspects is under control except : –Irradiation tests for SPAC3 Asic to be performed –Bus loading for EMEC Special crate is critical Controller Board design is achieved except : –Optical reception of the TTC signal still under study –Final design of the board (placement and routing) : easy !