Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

MHSL - Dolphin Training Class
Basic fill color R 100 G 160 B 200 Accent 1 ”Logo Blue” R 0 G 39 B 118 Yellow (highlight) R 252 G 217 B 0 Accent 2 R 118 G 118 B 118 OP300 Technical training.
BCAL Interlock System US BCAL Chiller US BCAL MPOD 1 US BCAL PLC Pulsed Output from Flow meter to PLC From US BCAL cooling loop US BCAL MPOD 1 RS485 from.
Pixel Ladder QA manual Setup Testing Disassembly R. Akimoto, A. Shaver. July 2010.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Industrial Automation and Control
The UTE Speed-O-Calibration Unit (SOC) is used to calibrate the locomotive speedometer. This presentation is an operations outline for Ultra-Tech model.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
AccuMax Multi-Point Injection Mechanics
Power Distribution Studies at Fermilab Aida Todri, FNAL ATLAS/CMS Power WG Meeting March 31 st, 2010.
3D Micromanufacturing Lab. School of Mechatronics Gwangju Institute of Science and Technology 3D Micromanufacturing Lab. School of Mechatronics Gwangju.
Ladder QA Status. Ladder QA Summary Ladder Remarks 1XXXXXXXXOOOOOXOO left : short (via-GND) right chip3 : cannot mask 2OOOOOOOOOOOOOOO.
COMPONENTS OF THE SYSTEM UNIT
AXIS 2460 System Overview  AXIS ETRAX 100LX  ARTPEC-1  4 MB FLASH  32 MB RAM  Up to 4 internal IDE hard disks  Linux 2.4.
MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.
SSD Operations Manual March 2014 SSD: 4 th layer of vertex detector Heavy Flavor Tracker Silicon Strip Detector – Operations Manual PXL Inserted from this.
ADAM Single Writer User’s Manual ETA Chips Co., Kr, 2011 Rev 1.0.
9000U Quick Guide Marketing & RMA Department XELTEK 8/28/2015.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Performance of SPIROC chips in SKIROC mode
Pixel Ladder QA manual Software R. Akimoto, A. Shaver. July 2010
Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.
Columbia University IN THE CITY OF NEW YORK Environmental Monitoring DOE Review June 2-3, 2009.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
FEE LVPS 1. INTRODUCTION This section describes the Low Voltage Power Supplies (LVPS) for the TPC FEEs and RDOs. Plans currently call for all of the old.
8 Channel Fiber Optically Linked Data Acquisition System for Booster Modulators Tsatsu Nyamadi Norfolk State University Supervisor Rene Padilla Fermilab.
DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.
1 Daniel Dobos University Dortmund Pixel Testbeam July 2003 Daniel Dobos University Dortmund – E4 ATLAS-/Si-Meeting Pixel Testbeam July.
Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
DAQ Status for cosmic-ray test in RAL Hideyuki Sakamoto MICE Phone meeting 12 th July 2007 Contents Status Setup for cosmic-ray test bench Schedule.
Pixel Ladder QA manual Hardware R. Akimoto, A. Shaver. July 2010.
1Malcolm Ellis - Tracker Meeting - 28th November 2006 Electronics - Station Acceptance  Hardware: u 1 MICE cryostat with 1 VLPC cassette. u VME crate,
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
FOCOMM_CAMAC Setup and Usage Guide Andrew Wong, Larry Ruckman.
9/17/2008TWEPP 2008, R. Stringer - UC Riverside 1 CMS Tracker Services: present status and potential for upgrade Robert Stringer University of California,
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
New features of Chamber Monitor Panel E. Furfaro 9 april 2012.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Analysis for QA (temporary) Hideyuki Sakamoto 1 st October 2007 MICE Tracker Phone Meeting.
May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
Gray Room Activities Richard Kass with much help from: Marco B., Jacques C., Giovanni M. 12/4/20121R. Kass (Adventures with USBpix)
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
Time Meeting 2/10/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
SVD Slow Control Markus Friedl (HEPHY Vienna) DAQ/SC Kickoff Meeting, 8 November 2012.
Louisiana State University Radiation Safety Office
LHC1 & COOP September 1995 Report
Markus Friedl (HEPHY Vienna)
Monitoring system commissioning
Pixel Status Mar 12nd 2012 Maki KUROSAWA RBRC.
USBPix Readout System using FE-I4/A chip Status Update: Finalization of Threshold Tuning and Minor updates Jimin Kim and Austin Piehl Department of Physics.
Front-end electronic system for large area photomultipliers readout
Maki KUROSAWA VTX Group 2014 Feb 20
McCrometer Nano Board Test Procedure
Test Beam Measurements october – november, 2016
EVLA MONITOR & CONTROL CDR
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
DAQ and visualization software
Presentation transcript:

Ladder QA manual

Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than 5 ℃. - Humidity inside test box. ✓ Check the difference from the value where the QA in RIKEN was performed is less than 5% Power supply - Voltage and current of the power supply for SPIRO and LADDER at the operational voltage. ✓ SPIRO: Check the difference of the current from the value of the same SPIRO is less than 0.1A. ✓ LADDER: Check the difference of the current from the value where the QA in RIKEN was performed is less than 0.1A. - Bias voltage and leakage current at each 5V. ✓ Check the difference of the leakage current from the value where the QA in RIKEN was performed is less than 0.3μA.

Check items 2 DAC value - Reference voltage. (DAC_REF_VDD, DAC_MID, and GTL_REF) ✓ Check the difference from the value of the same SPIRO is less than 2. - Threshold value for each chip. ✓ Check the difference from the value where the QA in RIKEN was performed is less than Mask pixel. ✓ Check there are difference from the result of the QA in RIKEN. Hit map using β ray source. ✓ Check the difference of dead area.

Procedure of QA

Set a ladder You have to do all the processes very carefully. 1. Remove the top cover and bottom acrylic plate. 2. Put tubes for NOVEC. - Silicon grease is used to put on and off them smoothly. 3. Set extenders and cables for power supplies for ALICE chips and bias voltage and for GND. - You have to be care about the connection at connector for data or control signals since a wrong connection cause some wrong responses of ladders.

Interlock system First of all, you have to unlock the interlock system. Interlock system check humidity inside test bench, flow rate and temperature of NOVEC, and whether the valve is open or not. 1. First, you have to flow N2 gas to decrease the humidity. This has to be done before flowing NOVEC to prevent dew condensation on ladders. 2. After the humidity get enough low, you start to operate the chiller and open the valve.

Low voltage After all interlocks are unlocked, you can start to supply voltages to SPIRO board (SPIRO), chips on ladder (LADDER), and silicon (BIAS). First you have to supply to SPIRO, next to LADDER, and the last to BIAS. The voltage supplied to SPIRO is 5.0V. When you supply to LADDER, you have to turn up the voltage slowly from 0V to 3.5V. - Before you turn on the power supply, you have to check the output voltage set to 0. - If the current is over 5.5A (this is a empirical value.), you have to doubt there are some trouble. When you supply to BIAS, you have to turn up the voltage slowly from 0V to 50V. - If the current is anomalously large, in comparison with the value at the test in RIKEN, you have to doubt there are some trouble. - There are some modules which can not operate with the bias voltage of 50V due to large leakage current or continuous increase of leakage current. You have to check proper operational bias voltage before supplying the voltage.

Data acquisition Data are send from SPIRO board to FEM via fiber cable and read from FEM through USB cable. Ops system is used for data acquisition. User name and password of DAQ PC is - User name : pixel - Password : pixel*3186

Detail of DAQ operation

1. Select USB mode. 2. Check the HS channels which you are using. 3. Push “RST” button. 4. Push “GO” button

Set proper values for taking data at some registers. - ADDR=0x4, 0x14, 0x24 : select the chips where FastOR signals (self trigger signal) are accepted. ✓ If you use readout channel of 0-3 and accept all FastOR signal from them, you have to set 0x4, 0x14=0xff and 0x24=0x0. - ADDR=0x60, 0x61 : set the maximum trigger rate ✓ 0x60=0x20 and 0x61=0x0 means the maximum rate is 20Hz - ADDR=0x62, 0x63 : set trigger mode. (external trigger mode or self trigger mode) ✓ External trigger mode : 0x62=0x0 and 0x63=0x0 ✓ Self trigger mode : 0x62=0x1 and 0x63=0x1 (Ladder QA is carried out in self trigger mode.)

Set DAC values (DAC_VDD, DAC_MID, GLT_REF) of analog pilot. - Set the HS channel which you intend to set DAC values via “HS Channel Number” panel and set proper DAC values via “Set Analog Pilot DACS” panel. - The DAC values are optimized so that the reference voltage be proper values. ✓ The proper reference voltages are DAC_REF_VDD=1.8V, DAC_REF_MID=0.955V, GTL_REF=0.8V ✓ The reference voltage can be measured at tester adapters. - They are for SPIRO board. The DAC values for each SPIRO are stored in a file and you can obtain from the file. For the initial setup, the serial number of the SPIRO are identified and the DAC values are set automatically.

Set trigger latency Set threshold values for each chip Set mask and test bit

Set threshold values Threshold values have to be optimized. - You can this optimization by checking FastOR signals which are triggered by noise. FastOR signal can be checked via tester adapters. - Setting larger number means setting lower threshold. - You can find the pixels which have to be masked. The pixels whose threshold is higher than the other pixel at the same chip have to be masked.

Set mask and test bit 1. Select the chip which has the pixel you want to mask (send test pulse). 2. Select the pixel position. 3. Set mask (test) bit. - ALL : Set all the pixel in the chip. - COL : Set all the pixel in the column. - BIT : Set the pixel in the column and the row. 4. You can save and read the bit information

Two dimensional hit map for each chip is shown Take data with external or self trigger Take data with force trigger. Convert data to EXEL file.

DAQ rate is shown Start data taking with external of self trigger. Stop data taking. - Write file: Write data to a file - Graph Display Display hit map. If you display hit map, DAQ rate decrease. It is better not to display when you intend to store data for analysis. Clear hit maps. Take data with force trigger by pushing this button.