Thapliyal 1MAPLD 2005/1012 A Beginning in the Reversible Logic Synthesis of Sequential Circuits Himanshu Thapliyal and M.B Srinivas

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.
Synthesis of Reversible Synchronous Counters Mozammel H A Khan Department of Computer Science and Engineering, East West University, 43 Mohakhali, Dhaka.
التصميم المنطقي Second Course
1 Fundamentals of Computer Science Sequential Circuits.
CPT 310 Logic and Computer Design Instructor: David LublinerPhone Engineering Technology Dept.Cell
Marek Perkowski Reversible Logic Models: Billiard Ball and Optical Lecture 4.
1 Chapter 4 Combinational and Sequential Circuit.
Synthesis of Reversible Synchronous Counters Mozammel H. A. Khan East West University, Bangladesh Marek Perkowski Portland State University,
Introduction to Reversible Ckts Igor Markov University of Michigan Electrical Engineering & Computer Science.
Quantum Computing Joseph Stelmach.
Introduction to Quantum Logic 2002/10/08 Tuesday Jung-wook Kim.
Minimization Techniques for Reversible Logic Synthesis.
Introduction to Quantum logic (2) Yong-woo Choi.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
CS 105 Digital Logic Design
Classical Versus Quantum. Goal: Fast, low-cost implementation of useful algorithms using standard components (gates) and design techniques Classical Logic.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Quantum Computers Algorithms and applications. Simulating classical operations 2/41 Dušan Gajević.
Dept. of Computer Science Engineering Islamic Azad University of Mashhad 1 DIGITAL LOGIC CIRCUITS Dept. of Computer Science Engineering Islamic Azad University.
REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation 1. Introduction 2. Design of a Reversible Full-adder Circuit.
1 Cost Metrics for Reversible and Quantum Logic Synthesis Dmitri Maslov 1 D. Michael Miller 2 1 Dept. of ECE, McGill University 2 Dept. of CS, University.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
1.Overview of Course Objective 2.Details of course website, BLOG 3.Details of Syllabus 4.Recommended Books 5.Details of Lab Sessions 6.Introductory concepts.
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo
1 A Novel Synthesis Algorithm for Reversible Circuits Mehdi Saeedi, Mehdi Sedighi*, Morteza Saheb Zamani {msaeedi, msedighi, aut.ac.ir.
Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Physics of Computing and the Promise and Limitations of Quantum Computing Charles H. Bennett IBM Research Yorktown Santa Cruz, 24 Oct 2005.
A brief introduction to Quantum computer
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
Universal college of engineering & technology. .By Harsh Patel)
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder Babu, H. M. H. Chowdhury, A.R, “Design of a reversible binary.
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
Quantum Computing Reversibility & Quantum Computing.
Hamming Code,Decoders and D,T-flip flops Prof. Sin-Min Lee Department of Computer Science.
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,
Introduction to Quantum Computing
Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick.
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.
Quantum Cost Calculation of Reversible Circuit Sajib Mitra MS/ Department of Computer Science and Engineering University of Dhaka
Quantum Computation Stephen Jordan. Church-Turing Thesis ● Weak Form: Anything we would regard as “computable” can be computed by a Turing machine. ●
Online Testable Fault Tolerant Full Adder in Reversible Logic Synthesis Sajib Kumar Mitra MS/ Department of Computer Science and Engineering University.
WORKING PRINCIPLE OF DIGITAL LOGIC
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
Digital Logic Design Ch1-1. Digital Logic Design Ch1-2 Introduction to digital logic (logic gates, flip-flops, circuits) Definition of Digital Logic 
Quantum gates SALEEL AHAMMAD SALEEL. Introduction.
FIGURE 5.1 Block diagram of sequential circuit
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Sequential logic circuits
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
Fundamentals of Computer Science Part i2
lecturer | ASIC design engineer
Sequential circuits and Digital System Reliability
Digital Logic.
Introduction to Quantum logic (2)
Number Systems and Circuits for Addition
DIGITAL ELECTRONICS B.SC FY
Chapter 10.3 and 10.4: Combinatorial Circuits
FLIP-FLOPS.
Binary Adder/Subtractor
LOGIC Circuits.
Digital Circuits and Logic
Sajib Kumar Mitra, Lafifa Jamal and Hafiz Md. Hasan Babu*
Presentation transcript:

Thapliyal 1MAPLD 2005/1012 A Beginning in the Reversible Logic Synthesis of Sequential Circuits Himanshu Thapliyal and M.B Srinivas Center for VLSI and Embedded System Technologies International Institute of Information Technology Hyderabad , India Mark Zwolinski Electronic System Design Group Electronics & Computer Science University of Southampton,U.K

Thapliyal 2MAPLD 2005/1012 Abstract This work presents Reversible Flip Flops useful in designing reversible sequential Circuits. Reversible circuits form the basic building blocks of quantum computers, as all quantum operations are reversible. Reversible gates used for reversible logic synthesis are New Gate, Feynman Gate, and Fredkin gate Novelty of the paper is the reversible logic synthesis of Flip Flops The Flip Flops that are synthesized using reversible logic are: RS Flip Flop, JK Flip Flop, D Flip Flop, T Flip Flop and Master Slave Flip Flop To the best of our knowledge and the survey of literature, this is the first work in this area.

Thapliyal 3MAPLD 2005/1012 Introduction Reversible logic Reversible circuits are those circuits that do not lose information. Reversible circuits can generate a unique output vector from each input vector, and vice versa. In reversible circuits, there is a one-to-one mapping between input and output vectors.

Thapliyal 4MAPLD 2005/1012 Motivation behind reversible logic Landauer has shown that for irreversible logic computations, each bit of information lost, generates kTlog2 joules of heat Bennett showed that kTln2 energy dissipation would not occur, if a computation were carried out in a reversible way Whenever a logic operation is performed, the computer erases information. All these logic operations are irreversible dissipating a lot of heat. The current irreversible technologies will dissipate a lot of heat and can reduce the life of the circuit. As Moore’s law continues to hold, processing power doubles every 18 months. Reversible logic operations do not erase (lose) information and dissipate much less heat. Reversible logic is likely to be in demand in high speed power aware circuits. Reversible circuits are of high interest in low-power CMOS design, optical computing, nanotechnology and quantum computing.

Thapliyal 5MAPLD 2005/1012 Application of Reversible Logic In Quantum Computing Prominent application of reversible logic lies in quantum computers. Quantum gates perform an elementary unitary operation on one, two or more two–state quantum systems called qubits. Any unitary operation is reversible and hence quantum networks also. Quantum networks effecting elementary arithmetic operations cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly irreversible). Thus, Quantum computers must be built from reversible logical components

Thapliyal 6MAPLD 2005/1012 BASIC REVERSIBLE GATES FREDKIN GATE: a (3*3) conservative reversible gate originally introduced by Petri The input triple (x1,x2,x3 ) associates with its output triple (y1, y2,y3) as follows NEW GATE: New Gate (NG) is a 3*3 one-through reversible gate The input triple (A,B,C) associates with its output triple(P,Q,R) as follows. P=A Q=ABC R=A'C'  B' FEYNMAN GATE (FG): Feynman gate is a 2*2 one-through reversible gate The input double(x1,x2 ) associates with its output double (y1,y2) as follows. y1=x1 y2=x1  x2

Thapliyal 7MAPLD 2005/1012 Novel Design of Reversible Flip Flops A novel attempt is made to design Sequential circuits using Reversible logic. According to the survey of literature and to the best of our knowledge, this is the first work in this area. In order to initiate the process of reversible logic synthesis of sequential circuits, Flip-Flops are designed using Reversible logic. The Flip Flops that are synthesized using reversible logic are RS Flip Flop, JK Flip Flop, D Flip Flop, T Flip Flop and Master Slave Flip Flop

Thapliyal 8MAPLD 2005/1012 Reversible Eqvivalent Gates Used for Designing Sequential Circuits Fredkin Gate As AND Gate New Gate As NAND GateNew Gate As NOR Gate Feynman Gate As Copying Output Feynman Gate As Not Gate

Thapliyal 9MAPLD 2005/1012 RS Flip Flop No of gatesGarbage Outputs Proposed Circuit 68 Existing One None in literature None in Literature Conventional RS Flip Flop Proposed Reversible RS Flip Flop Evaluation of the Proposed RS Flip Flop

Thapliyal 10MAPLD 2005/1012 D Flip Flop Conventional DFlip Flop Proposed Reversible D Flip Flop No of gatesGarbage Outputs Proposed Circuit 78 Existing OneNone in literature None in Literature Evaluation of the Proposed D Flip Flop

Thapliyal 11MAPLD 2005/1012 JK Flip Flop Conventional JK Flip Flop Proposed Reversible JK Flip Flop No of gatesGarbage Outputs Proposed Circuit1012 Existing OneNone in literature None in Literature Evaluation of the Proposed JK Flip Flop

Thapliyal 12MAPLD 2005/1012 T Flip Flop Conventional T Flip Flop Proposed Reversible T Flip Flop No of gates Garbage Outputs Proposed Circuit 1012 Existing One None in literature None in Literature Evaluation of the Proposed T Flip Flop

Thapliyal 13MAPLD 2005/1012 Master Slave JK Flip Flop Conventional Master Slave JK Flip Flop Proposed Reversible Master Slave JK Flip Flop No of gates Garbage Outputs Proposed Circuit 1821 Existing One None in literature None in Literature Evaluation of the Proposed Flip Flop

Thapliyal 14MAPLD 2005/1012 Results and Discussion Novel Reversible Flip Flops are designed Using Feynman Gate, New gate and Fredkin Gate. The designed FFs are highly optimized in terms of number of reversible gates and Garbage outputs. Modularization approach has been used to design the reversible Flip Flops. Fan out problem is avoided by using Feynman gate for copying the output.

Thapliyal 15MAPLD 2005/1012 Work In Progress Coming out with a new reversible gate specially designed for performing sequential operations. Designing of Complex Sequential circuits using the proposed designs. Future Work Building of the proposed Reversible Flip Flops by using technologies such as a. CMOS, in particular adiabatic CMOS b. Optical, thermodynamic technology c. Nanotechnology & DNA technology. Introducing online testability feature in Reversible designs of Sequential circuits

Thapliyal 16MAPLD 2005/1012 References R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, IBM Journal of Research and Development, 5, pp , C.H. Bennett, “Logical Reversibility of Computation”, IBM J. Research and Development, pp , November E. Fredkin, T Toffoli, “Conservative Logic”, International Journal of Theor. Physics, 21(1982),pp T. Toffoli., “Reversible Computing”, Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980). Alberto LEPORATI, Claudio ZANDRON, Giancarlo MAURI," Simulating the Fredkin Gate with Energy{Based P Systems", Journal of Universal Computer Science,Volume 10,Issue 5,pp Md. M. H Azad Khan, “Design of Full-adder With Reversible Gates”, International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2002, pp Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury,“Reversible Logic Synthesis for Minimization of Full Adder Circuit”, Proceedings of the EuroMicro Symposium on Digital System Design(DSD’03), 3-5 September 2003, Belek- Antalya, Turkey,pp Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury," Synthesis of Full-Adder Circuit Using Reversible Logic",Proceedings 17th International Conference on VLSI Design (VLSI Design 2004), January 2004, Mumbai, India,pp J.W. Bruce, M.A. Thornton,L. Shivakumariah,P.S. Kokate and X.Li, "Efficient Adder Circuits Based on a Conservative Logic Gate", Proceedings of the IEEE Computer Society Annual Symposium on VLSI(ISVLSI'02),April 2002, Pittsburgh, PA, USA, pp

Thapliyal 17MAPLD 2005/1012 References Continued G Schrom, “Ultra Low Power CMOS Technology”, PhD Thesis, Technischen Universitat Wien, June E. Knil, R. Laflamme, and G.J Milburn, “ A Scheme for Efficient Quantum Computation With Linear Optics”, Nature, pp 46-52, Jan M. Nielsen and I. Chaung, “Quantum Computation and Quantum Information”, Cambridge University Press, R.C. Merkle, “Two Types of Mechanical Reversible Logic”, Nanotechnology,4: ,1993. Vlatko Vedral, Adriano Bareno and Artur Ekert, “ Quantum Networks for Elementary Arithmetic Operations”, arXiv:quant-ph/ v1, nov Hafiz Md. Hasan Babu and Ahsan Raja Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder”, 18th International Conference on VLSI Design (VLSI Design 2005), January 2005, Kolkata, India,pp Kai Wen Chung and Chien-Cheng Tseng, “Quantum Plain and Carry Look Ahead Adders”, arxiv.org/abs/quant-ph/ Himanshu Thapliyal, M.B Srinivas and Hamid R. Arabnia, "A Need of Quantum Computing: Reversible Logic Synthesis of Parallel Binary Adder-Subtractor", The 2005 International Conference on Embedded System and Applications(ESA'05), Las Vegas, U.S.A, June Himanshu Thapliyal, M.B Srinivas and Hamid R. Arabnia, " A Reversible Version of 4 x 4 Bit Array Multiplier With Minimum Gates and Garbage Outputs ", The 2005 International Conference on Embedded System and Applications(ESA'05), Las Vegas, U.S.A, June Himanshu Thapliyal, M.B Srinivas and Hamid R. Arabnia, "Reversible Logic Synthesis of Half, Full and Parallel Subtractors ", The 2005 International Conference on Embedded System and Applications (ESA'05), Las Vegas, U.S.A, June 2005.