T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =

Slides:

Advertisements

Similar presentations

State-machine structure (Mealy)

Advertisements

State Machine Design Procedure

A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

Computer Architecture CS 215

Princess Sumaya University

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Digital Electronics Chapter 5 Synchronous Sequential Logic.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.

CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.

CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

Sequential logic and systems

So far, all of the logic circuits we have studied were basically based on the analysis and design of combinational digital circuits. The other major aspect.

Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.

Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.

Analyzing our example circuit

Circuit, State Diagram, State Table

Chap 4. Sequential Circuits

Chap 4. Sequential Circuits

Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.

Introduction to Sequential Logic Design Flip-flops FSM Analysis.

Sequential Circuits. Two primary differences between combinational circuits and sequential circuits –Sequential circuits are synchronous (use a clock)

Introduction to Sequential Logic Design Finite State-Machine Design.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.

ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.

Other Flip-Flop Types: J-K and T flip-flops (Section 5-6)

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

Sichuan University Software College

Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.

Introduction to Sequential Logic Design Finite State-Machine Analysis.

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.

Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.

3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.

Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.

1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,

Synchronous Sequential Logic

Introduction to Sequential Logic Design

ANALYSIS OF SEQUENTIAL CIRCUITS

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Synchronous Sequential Circuits

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

Princess Sumaya University

Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

Synchronous Sequential Logic

Analysis with JK flip-flops

Synchronous sequential

Synchronous Sequential

Chapter5: Synchronous Sequential Logic – Part 4

ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM

Digital Electronics and Logic Design

Presentation transcript:

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T = 0  D = Q and no change in output When T = 1  D = Q’ and the output complements

Characteristic Tables and Equations J K Q(t+1) 0 0 Q(t) No change Reset Set 1 1 Q’(t) Complement D Q(t+1) 0 0 Reset 1 1 Set T Q(t+1) 0 Q(t) No change 1 Q’(t) Complement Q(t) = present state Q(t+1) = next state after one clock period

Analysis of Clocked Sequential Circuits The behavior of a clocked sequential circuit is determined from the inputs, outputs, and the state of its flip-flops.  State Equation A state equation (transition equation) specifies the next state as a function of the present state and inputs.  State Table A state table (transition table) consists of: present state, input next state and output.  State Diagram The information in a state table can be represented graphically in a state diagram. The state is represented by a circle and the transitions between states are indicated by directed lines connecting the circles.

1.Determine the flip-Flop input equations in terms of the present state and input variables. 2.Substitute the input equations into the flip-flop characteristic equation to obtain the state equations. 3. Use the corresponding state equations to determine the next state values in the state table. Analysis Procedure Analysis of Clocked Sequential Circuits

Example of a Sequential Circuit State Equations note mistake in Fig p. 181 (t+1)  next state of the flip-flop one clock edge later. Flip-flop input equations (excitation equations)

Example of a Sequential Circuit (continued) Present Next State InputState Output A B x A B y

Present Next State InputState Output A B x A B y a b c a a: When the sequential circuit is in present state 00 and the input is 1, the output is 0. After the next clock cycle, the circuit goes to the next state 01. b: When the sequential circuit is in present state 01 and the input is 1, the output is 0. After the next clock cycle, the circuit goes to the next state 11. c: No change in state. c b Example of a Sequential Circuit (continued)

Sequential Circuit Analysis with D Flip-Flops a b

1. Flip-Flop input equations: Example of Sequential Circuit with JK Flip-Flops

2. Substitute the input equations into the flip-flop characteristic equation to obtain the state equations. 3. Use the corresponding state equations to determine the next state values in the state table. JK Flip-Flop characteristic equation Flip-Flop input equations Sequential Circuit state equations Example of Sequential Circuit with JK FF (continued)

Present Next Flip-Flop State InputState Inputs A B x A B Example of Sequential Circuit with JK FF (continued)

Example of Sequential Circuit with T Flip-Flops 1. Flip-Flop input equations:

2. Substitute the input equations into the flip-flop characteristic equation to obtain the state equations. Flip-Flop input equations T Flip-Flop characteristic equation Sequential Circuit state equations Example: T Flip-Flops circuit (continued)

Present Next State InputState Output A B x A B y Example: T Flip-Flops circuit (continued)