Mark Raymond - - 17/10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
MPPC readout electoronics
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
Kuno-Group B4 Yuuki Matsumoto A report for Graduation research Development of Trigger Board for MPPC (for MuSIC experiment) A report for Graduation research.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Feb, 13, 2008.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Oct, 3, 2007.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Status of Oxford Setup Matthew Chalk, Erik Devetak, Johan Fopma, Brian Hawes, Ben Jeffery, Nikhil Kundu, Andrei Nomerotski University of Oxford ( 18 August.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Alfons Weber Towards Electronics for a Long Baseline Neutrino Detector Alfons Weber STFC & University of Oxford ν.
J. Estrada - Fermilab1 AFEII in the test cryostat at DAB J. Estrada, C. Garcia, B. Hoeneisen, P. Rubinov First VLPC spectrum with the TriP chip Z measurement.
Mark Raymond - 27/6/061 Trip-t and TFB status Trip-t brief description of internal architecture and interfaces proposed Trip-t operation at T2K SiPM connection,
6mm 【 Development of Readout Electronics for MPPC 】 We report the read out electronics of MPPC( Multi-Pixel Photon Counter ). MPPC is a new photodetector.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Performance of SPIROC chips in SKIROC mode
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.
1 ACES Workshop, March 2011 Mark Raymond, Imperial College. CMS Binary Chip (CBC) status 130nm CMOS chip for short strip readout at sLHC contents introduction.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Mark Raymond /12/051 Trip-t & TFB Trip-t schematics signals and registers operation SiPM connection TFB block diagram functionality.
1 CPC2-CPR2 Assemblies Testing Status Tim Woolliscroft.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
October, 2001CMS Tracker Electronics1 Module studies at IC OUTLINE laboratory setup description, APV I2C settings pulse shape studies (dependence on ISHA,
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Mark Raymond - 28/04/061 Trip-t and TFB status Trip-t schematics Trip-t operation at T2K SiPM connection and gain considerations Latest results from version.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Trip-t testing progress report
Development of Multi-Pixel Photon Counters and readout electronics Makoto Taguchi High Energy Group.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
2007 detectors study at CERN 1.SiPM time resolution 2.MAPD S60 3.Blue sensitive MAPD 4.New 16ch board 5.New HV.
ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
June 13rd, 2008 HARDROC2. June 13rd, 2008 European DHCAL meeting, NSM 2 HaRDROC1 architecture Variable gain (6bits) current preamps (50ohm input) One.
ADC 1 Analog to Digital Converter. ADC 2 ADC Features n General Features -Supports 8 or 10-bit resolution Modes, -Track period fully programmable up to.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers EUDET electronics and DAQ meeting Paris Palaiseau, Jan. 14th, 2010.
STATUS OF SPIROC measurement
Setup for automated measurements (parametrization) of ASD2 chip
Tracker readout, DAQ, C&M and calibration
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
CTA-LST meeting February 2015
New LED driver Preliminary tests
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Trip-t testing progress report discriminator fix
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
STATUS OF SKIROC and ECAL FE PCB
Presentation transcript:

Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results - scope pictures – too early to draw firm conclusions

Mark Raymond /10/052 Test set-up Trip-t Programmable Digital Pattern Generator ~12 control lines preamp int./reset pipeline, multiplexer, programming Qinj ADC Scope LabVIEW VME ck and trig. level shift dECL -> 2.5V CMOS

Mark Raymond /10/053 Photos Trip-t (1 st version) charge injection split between 2 adjacent channels 2.5 V CMOS control lines

Mark Raymond /10/054 Photos Trip-t board dECL -> 2.5 V CMOS level shift digital pattern generator dECL outputs ADC

Mark Raymond /10/055 Test software LabVIEW VI allows to generate, edit & load pattern generator with bit streams to program and run trip-t output patterns (i.e. pulse widths) variable with 25 ns resolution software not polished but in working state – can program and run chip, and inject test pulses window showing trip-t programming data to be serially clocked in window showing pipeline clock signal - 1’s and 0’s clocked out serially (at 40 MHz) trip-t on-chip register values to program

Mark Raymond /10/056 output pictures 4p7 47p signal from pattern generator split between 2 trip-t inputs A-pulse output 47pF channel Qin=0.124 pC 4.7pF channel Qin=0.012 pC trip-t parameters set to default values trip-t Acquisition sequence: 1) set PreReset and PipeClocks running 2) inject signal during preamp integrate period 3) wait for programmed pipeline depth to elapse (default 31) 4) send trigger to chip (SKIPB) 5) run the output MUX

Mark Raymond /10/057 output pictures – A and t pulses A-pulse t-pulse blue = pC on 47 pF chan. t-pulse generated for this channel only green = pC on 47 pF chan. t-pulse generated for this channel only amplitude slightly bigger orange = 1.24 pC on 47 pF chan. t-pulse generated for both channels because low 4.7 pF channel now getting pC pC on 47 pF channel pC on 4.7 pF channel CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change

Mark Raymond /10/058 output pictures – discriminator output charge injection signal Preamp Resetintegratereset Pipeline Clock Qin = pC Qin = pC Qin = 1.24 pC discriminator output for 47 pF channel region expanded on next page For these results the discriminator outputs were permanently enabled  signal appears immediately (don’t have to read out during preamp reset period) digital signals not very clean – need to improve in test setup CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change

Mark Raymond /10/059 charge injection signal Preamp Reset Pipeline Clock Qin = pC Qin = pC Qin = 1.24 pC discriminator output for 47 pF channel discriminator output timewalk ~ dominated by charge injection risetime CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change output pictures – discriminator output

Mark Raymond /10/0510 current status and things to do main effort so far on assembling test setup and basic software test setup hardware in place, basic software to program and run chip exists some improvements desirable (e.g. improve digital signals) need to integrate VME ADC – mainly software effort (day or two’s work) can then begin more systematic investigation of chip performance things to look at chip performance with test pulses gain, linearity, time resolution, noise … get deeper understanding of functionality and characteristics investigate effect of changing bias register parameters performance with SiPMs verify feasibility of 2 different gains/SiPM LED pulses and scintillator signals lots to do – need to prioritise