Control Building Fiber Preliminary Design Review December 5, 2001.

Slides:



Advertisements
Similar presentations
Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
Advertisements

PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Data Communications and Networking
Serial I/O - Programmable Communication Interface
(part 4).  Gateways  A gateway is responsible for translating information from one format to another and can run at any layer of the OSI model, depending.
Chapter 6 Errors, Error Detection, and Error Control
Data Transmission Most digital messages are longer than just a few bits. It is neither practical nor economic to transfer all bits of a long message simultaneously.
Data and Computer Communications Eighth Edition by William Stallings Lecture slides by Lawrie Brown Chapter 6 – Digital Data Communications Techniques.
CSCI 4550/8556 Computer Networks Comer, Chapter 7: Packets, Frames, And Error Detection.
1 Chapter Six - Errors, Error Detection, and Error Control Chapter Six.
PART III DATA LINK LAYER. Position of the Data-Link Layer.
COE 341: Data & Computer Communications (T062) Dr. Marwan Abu-Amara
CS335 Networking & Network Administration Wednesday, April 7 PacketsPackets, Frames, and Error DetectionFramesError Detection.
1 Storing Digital Audio. 2 Storage  There are many different types of storage medium and encoding methods for the storage of digital audio  CD  DVD.
Chapter 6: Errors, Error Detection, and Error Control
Network Data Organizational Communications and Technologies Prithvi N. Rao Carnegie Mellon University Web:
Chapter 6 Errors, Error Detection, and Error Control
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
COE 341: Data & Computer Communications (T061) Dr. Marwan Abu-Amara Chapter 8: Multiplexing.
Data Transmission Most digital messages are longer than just a few bits. It is neither practical nor economical to transfer all bits of a long message.
Differential Coding and Scrambling Six Meeting. Channel coding for error correction.
Digital Data Communications Techniques Updated: 2/9/2009.
Error Detection/Correction Section 1.7 Section 3.9 Bonus Material: Hamming Code.
1/26 Chapter 6 Digital Data Communication Techniques.
EVLA Fiber Selection Critical Design Review December 5, 2001.
SJD / TAB1 Fiber Tasks Preliminary Design Review December 5, 2001.
Software Three Main Functions Records/Monitors Zero Detection Points Gives our PWM a starting point Data used to dynamically adjust carrier frequency Detects.
Data and Computer Communications Chapter 8 – Multiplexing
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
5 - 8 January 2009National Radio Science Meetings1 The ALMA Data Transmission System – Digital Portion Chris Langley ALMA Back End Integrated Product Team.
SJD/TAB1 EVLA Fiber Selection Critical Design Review December 5, 2001.
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
EE 445S Real-Time Digital Signal Processing Lab Fall 2013 Lab 4 Generation of PN sequences Debarati Kundu and Andrew Mark.
ECE 101 An Introduction to Information Technology Digital Logic.
A Unified Understanding of the Many Forms of Optical Code Division Multiplexing Eli Yablonovitch Rick Wesel Bahram Jalali Ming Wu Ingrid Verbauwhede Can.
Data and Computer Communications
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Author George Peck EVLA System PDR December 4-5, EVLA Monitor and Control Hardware.
IceCube DAQ Mtg. 10,28-30 IceCube DAQ: “DOM MB to Event Builder”
A Power Independent Detection (PID) Method for Ultra Wide Band Impulse Radio Networks Alaeddine EL-FAWAL Joint work with Jean-Yves Le Boudec UWB4SN 2005:
1 Data Link Layer Lecture 20 Imran Ahmed University of Management & Technology.
Data and Computer Communications Eighth Edition by William Stallings Lecture slides by Lawrie Brown Chapter 6 – Digital Data Communications Techniques.
Data and Computer Communications
Delivery, Forwarding, and Routing of IP Packets
Pulse Code Modulation (PCM)
Data and Computer Communications Chapter 6 – Digital Data Communications Techniques.
Data and Computer Communications by William Stallings Eighth Edition Digital Data Communications Techniques Digital Data Communications Techniques Click.
Data Encoding and Decoding Professor: Dr. Miguel Alonso Jr.
Errors, Error Detection, and Error Control
Data Communications & Computer Networks, Second Edition1 Chapter 6 Errors, Error Detection, and Error Control.
Chapter 7 - Packets, Frames and Error Detection 1. Concepts of Packets 2. Motivation for Packet Switching 3. Framing 4. Frame Formats 5. Transmission Errors.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Software Three Main Functions Records/Monitors Zero Detection Points Gives our PWM a starting point Data used to dynamically adjust carrier frequency Detects.
Data Link and Flow Control Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009 Asia Pacific.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Compact Disc (CD) Coding –
ISI Causes and Cures Eye Diagram (means of viewing performance)
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
FUNDAMENTALS OF NETWORKING
Network Communications Chapter 17
Issues of the Synchronous Digital Hierarchy
1/30/ :20 PM1 Chapter 6 ─ Digital Data Communication Techniques CSE 3213 Fall 2011.
Error Detection & Correction  Data can be corrupted during transmission.  For reliable transmission, errors must be detected and corrected.  Error detection.
Multiplexer (MUX) A multiplexer can use addressing bits to select one of several input bits to be the output. A selector chooses a single data input and.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
OPIC Investigations ADC Linearity etc. Problems reported by Users Fig. 9 One frame (No. 499) (64×72 pixels) count to output distribution with ADC limit.
Data Transmission Most digital messages are longer than just a few bits. It is neither practical nor economical to transfer all bits of a long message.
Data Transmission System Digital Design Chris Langley NRAO
Introduction Communication Modes Transmission Modes
Presentation transcript:

Control Building Fiber Preliminary Design Review December 5, 2001

IF Signal Path

CB Main Distribution Frame

Cable Type Required Plenum Cable is required in the building 30-Fiber tight buffer cables will be used

Control Building Main Distribution Frame

MDF Components

Termination Panel 876 fibers Provisions for 1200

Rack Mount EDFA

Next Topic

Data Quality and Format Preliminary Design Review December 5, 2001

Bit Error Rates Continuous On-Line Monitoring –Hardware and software – Part of Receiver –MCB access Error Flag Sent to the Correlator –Single threshold error flag

Transmitter Power Automated Test –Measured at Each Laser Manual Test –Can be measured at the Mux output –Can be measured at the output of the De-Mux

Optical Power Continuous Optical Power will be measured –1% tap –The EDFA will measure the Optical Power –MCB access Total optical power is not a good indicator of BER

Eye Pattern Patch Panel –Manual measurements during reconfiguration Complete Diagnostic –Jitter –Q Factor –Noise Margin –Rise / Fall times

Test Patterns Generated at each Transmitter Nine Test Patterns –No Sync, alternating 1/0, all Ones, all Zeros MCB controlled

Frame Format

Frame Implementation

Divided Sync Word Required to Identify Correct 1/2 Sequence 10 Bits long, –6 bit identify Start-of-Frame –Barker Sequence - equal Ones versus Zeros Three Stage Synchronization Process

Three Stage Synchronization Stage 1 - Search bits for frame pattern Stage 2 – Monitor for “Correct” sync Stage 3 – If two “Bad” frames in a row or 2-out-of-8 fames are “Bad” Then Start Search Again

Scrambling Frame Synchronous Scrambling –Entire frame – except sync bits –Select pattern is modulo 2 added Pattern results in –Equal number of Ones/Zeros providing Balance ac content, sufficient transitions Minimize low frequency content

Timing Signals Metaframe Index Metaframe count 1 PPS 1 Pulse per 10 seconds

Data Valid Signal Initiated at the antenna –Toggle Switch –MCB controlled Passed to correlator

Check Sum - BER Each 19 bits Generate a check Sum Only odd # of errors per 19 bits Detected One error per frame is an Error Rate of about 10 -3

Next Topic