Outline: Current status Active splitter Plan Chris Neu, Daniel Whiteson, Rick Van Berg L2 Upgrade Meeting 11 June 2004 XCES Input Path: Status.

Slides:



Advertisements
Similar presentations
Questionnaire Response
Advertisements

The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
Final Commissioning Plan and Schedule Cheng-Ju Lin Fermilab Installation Readiness Review 09/27/2004 Outline: - Work to be done during shutdown - Work.
José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
L1 => L2 Optical Network Patch Panel Update Tim Durkin STFC RAL 03/04/2014.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar
A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.
Target Controller Electronics Upgrade Status P. Smith J. Leaver.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
1 WP3 Bi-Weekly Meeting Activities at Liverpool 1.Evaluation of Compact DCDC converter Designed to match up to an ABC130 module 2.Status of FIB’d hybrid/module.
Burkard Reisert June 11 th, 2004 Fermilab, High Rise, Hornet Nest Pulsar Meeting Ted’s overview talk: Pulsar production/testing success !  all hardware.
Ondřej Svoboda for the ECAL group HADES collaboration meeting XXV, 19 – 23 November 2012 GSI.
V. Bobillier1 Long distance cable installation status Calorimeter commissioning meeting.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Commissioning Experience and Status Burkard Reisert (FNAL) L2 installation readiness review:
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Outline: Brief review Splitting of input signals Status of 2A system before and after splitting Status of 2B system after splitting Status of monitoring.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 12-May-2014.
1 Installation Training Everything you need to know to get up and running.
Outline: Brief review Splitting of input signals Status of monitoring Plan Christopher Neu, Daniel Whiteson L2 Upgrade Installation Readiness Review 27.
MuTr Shutdown Work Rusty Towell for And JUNE 22, 2004 at the Muon Physics and Forward Upgrades Workshop.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
1 ME1/1 OTMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
Project Overview Ted Liu Fermilab Sept. 27 th, 2004 L2 Pulsar upgrade IRR Review
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
Tevatron BPM Upgrade Stephen Wolbers CD Accelerator Coordination Meeting September 21, 2004.
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
FNAL All Experimenters Meeting January 7, Leslie Groer Columbia UniversityDØ Status 1 DØ Status and Progress Dec 17, 2001 – Jan 7, 2002  Reasonably.
CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
9/17/2008TWEPP 2008, R. Stringer - UC Riverside 1 CMS Tracker Services: present status and potential for upgrade Robert Stringer University of California,
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
L2TS and Plan for Integration Cheng-Ju Lin Fermilab Pulsar Meeting 06/11/2004.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
Pulsar Hardware Status Burkard Reisert (FNAL) March, 14 th 2003.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
Initial check-out of Pulsar prototypes
Injectors BLM system: PS Ring installation at EYETS
T1 Electronic status Conclusions Electronics Cards:
CMS EMU TRIGGER ELECTRONICS
RPC Detector Control System
L2 CPUs and DAQ Interface: Progress and Timeline
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
RPC Detector Control System
2019 Investing Now Summer Program
Presentation transcript:

Outline: Current status Active splitter Plan Chris Neu, Daniel Whiteson, Rick Van Berg L2 Upgrade Meeting 11 June 2004 XCES Input Path: Status

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 2 XCES Input Path: Status Recall from last time: 48 XCES input channels for L2 Tx downstairs use Taxi  Optical Tx strength varies component-to-component  Weak optical Tx strength rampant – half too weak to split; others marginal or sufficient 16 split channels  16 NetOptics splitters  Housed near bottom of rack 2RR31C (near entrypoint for XCES fibers from CH)  2U chassis, Siemon patch panels on front and rear (thanks to Dervin’s guys for fabrication)  Inputs fed in through back  Half of outputs sent out the back, half out the front (particularly convenient)  Inputs to splitters coupled directly to XCES fibers at original patch panels (to avoid moving input fibers)  Have each output marked with ID # and loss value to facilitate channel swapping

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 3 XCES Input Path: Status Staged 16 new 20’ long fibers  feed pulsar board  Left 4 fibers from stage 0 in as spares Installed 16 splitters on 4/15 Chose 16 strongest Tx channels for splitting: Tested with L2 torture  Tev studies time – my favorite time  Script from Masa: allows user to adjust by hand the XCES thresholds to tune occupancy  During studies one can mimic real data  All looked well with Run 2A system Beam tests Pulsar channelXCES channelTaxi Tx loss (-dBm) 00W E E W16 414E W E W W W W E E W W E14.97

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 4 Results of Beam Tests: Run 2A system ADC counts and turn- on curve for high and low XCES thresholds.

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 5 Results of Beam Tests: Run 2A System = split channel

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 6 Results of Beam Tests: Run 2A system Same run, restricting attention to events away from threshold to remove turn-on effects

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 7 Results of Beam Tests: Run 2B system Two references for Pulsar path, each with their own quirks Compare Pulsar data to simulation of trigger threshold Compare Pulsar data to threshold trigger bits in alpha Rare differences CESD simulation as reference TL2D as reference

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 8 Results of Beam Tests: Run 2B system Using absolute reference: L2Torture test with patterns in the SMXR thresholds so that the bits were predictable. In 1 million bits: Run 2B: TP2D: Zero errors! Run 2A: TL2D: Rare errors Plots like these to be available in PulsarMon!

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 9 Commissioning Plan: Timeline Made Before Tx Power Problems ID’d 3/15: Stage0 splitter box complete DONE 3/16: Install Stage0 splitter box DONE 3/15-3/22: Perform optical measurements on all 48 XCES signals coming from downstairs DONE 3/22: CDF power back 3/22-4/1: L2 Torture testing: debug/use/refine monitoring code DONE 3/23-4/10: Beam tests after understanding L2 Torture DONE 4/10: Stage0 complete DONE 4/10-5/1: Develop DAQ code for XCES readout DONE 5/1: Stage1 splitter boxes complete DONE 5/7: FW for driving out over SLink complete DONE 5/1-5/7:Install Stage1 splitter boxes in system DONE 5/7-6/1: L2 Torture and beam tests of split system; DONE L2T of Slink output … Progress Made – BR, SP, Frans et al. 5/7-6/1: Install and test XCES Merger link Progress Made 6/1: Stage1 complete 6/2004: Build and install Stage2 splitter boxes …. complicated by active splitter End of 6/2004: Have N Taxi Rx boards in hand ready for system (N = 2 + #spares) READY – thanks to others 7/2004: Install 2 more Taxi Rx boards in system; test with L2 Torture, beam 8/2004: Burn-in time in beam; readout by default; monitor for errors 8/24/2004: Stage2 complete 8/25/2004: 10-week shutdown begins

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 10 The Virtues of Splitting All 48 Channels Commissioning of system possible with only 16 split channels  But painful Turn-on of XCES path cannot be parasitic-gradual  would need to be threshold moment  this is not optimal Future: would like to have a “hot spare” Pulsar system ready  being fed parasitically with upgrade in place Will make things “clean”  each channel treated equivalently

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 11 Design of Active Splitter RVB and I came up with this design at Penn a couple weeks back: -5V Variable Resistor To set Comparison Voltage Taxi Rx HFBR 2416 Taxi Tx HFBR 1414 AD96687 MC10H115 Prototype has been built at Penn; will be here at FNAL for testing next week.

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 12 Two Possible Paths and Timelines Delay getting prototype here from Penn  Atlas test beam work required significant attention  Things calmer now Once the hand-made prototype is here we can test it using Taxi Tx-Rx setup in teststand crate Those tests will determine if basic circuit logic is working and whether we can proceed Would like to solicit help getting testing off the ground and ultimately testing all boards once they arrive Need 48 channels split + spares: so let’s say we need 60 split channels Choices to consider: 2 channels-per-board x30, or 1 channel-per-board x60 Two possible paths:  Use PCB  Make all splitters by hand Timeline estimates are different…

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 13 Two Possible Paths and Timelines PCB: 6/14-6/18: test prototype here at FNAL work on layout (4 layer, at Penn) 6/19-6/25: finalize layout and determine mechanical issues 6/28: submit design for fabrication 7/12: delivery of boards 7/12-7/18: stuffing of parts at Penn boards start to arrive at FNAL on daily basis en-masse testing begins 7/14-8/1: testing in situ 8/1: all 48 channels split Assemble by hand: 6/14-6/18: test prototype here at FNAL finalize circuit determine mechanical issues 6/19-7/1: assemble at Penn using vector boards (2 students x several per day) boards start to arrive at FNAL on daily basis testing as they arrive 7/1-7/18: assemble boxes, install test in situ 7/18: all 48 channels split Schedule complicated by honeymoon in Spain and Italy – leaving in 7 days. But I will have time to test the prototype and look into mechanical issues before leaving.

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 14 Logistical Issues Splitting 48 Channels Input fibers from CH come into the rear of the rack Prefer to leave them in place – do not want to disturb these So input to splitters should be at rear of rack Output fibers (for convenience) should come out the back as well Have ~18 inches vertical space for splitter chassis Thinking about 2 rear-facing chassis on shelves looking like this: Power comes from a 5V supply plugged into power strip; boards get power across a simple backplane or jumpered together…need to talk to Bob DeMaat. ~17in ~7in

June 11, 2004 L2 Upgrade MeetingChristopher Neu Penn/CDFPage 15 Summary Stage 0 and Stage 1 splitting completed ahead of schedule Stage 2 splitting complicated by need for active splitters Have an active splitter design and prototype built Needs testing - will be done next week Decision on path needs to be discussed Cost issues? Will need help testing boards Lots of things need to be done.