Surface MEMS 2014 Part 1 sami.franssila@aalto.fi.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

SOFI R EVIEW M EETING - C ONFIDENTIAL 1 CONFIDENTIAL SOFI : WP3 - Silicon Chips SOFI meeting – 20 January Rome.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
MetalMUMPs Process Flow
Chapter 2 Modern CMOS technology
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
NOVEL PROCESSES FOR SOI-BASED MEMS AT VTT
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
IC Fabrication and Micromachines
Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.
The Physical Structure (NMOS)
Process integration
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Bulk MEMS 2013, Part 2

Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Surface micromachining
NanoFab Trainer Update Nick Reeder, March 14, 2014.
Film Deposition in IC Fabrication
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
MEMS Class 5 Micromachining Technologies Mohammad Kilani.
McGill Nanotools Microfabrication Processes
Thin Film Deposition Quality – composition, defect density, mechanical and electrical properties Uniformity – affect performance (mechanical , electrical)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
Chapter Extra-2 Micro-fabrication process
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
Top Down Method Etch Processes
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Surface Micromachining Dr. Marc Madou, Fall 2012, UCI Class 10.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Micro/Nanofabrication
MEMS devices: How do we make them? Sandia MEMS Gear chain Hinge Gear within a gear A mechanism.
CMOS FABRICATION.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Side ViewTop View Beginning from a silicon wafer.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Thin films
MEMS 2016 Part 2 (Chapters 29 & 30)
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
Microfabrication for fluidics, basics and silicon
Process integration 2: double sided processing, design rules, measurements
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
7. Surface Micromachining Fall 2013 Prof. Marc Madou MSTB 120
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Microfabrication Home exercise 1
Manufacturing Process I
MEMS, Fabrication Cody Laudenbach.
Fab. Example: Piezoelectric Force Sensor (1)
List of materials which have been evaporated:
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Add nitride Silicon Substrate.
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
Manufacturing Process I
Thermal oxidation Growth Rate
Manufacturing Process I
Add nitride Silicon Substrate
Presentation transcript:

Surface MEMS 2014 Part 1 sami.franssila@aalto.fi

Applications

Generic structure Sacrificial material Structural material Substrate material anchor Structural material Substrate material anchor

Single mask vs. two mask cantilever Single mask process Two mask process mask #2 mask #1 mask Etch structural layer with resist mask Etch structural layer with resist mask Etch sacrificial layer without resist Etch sacrificial layer without resist

Material pairs & etchants Structural film Sacrificial film Sacrificial etch(es) polysilicon oxide HF, HF vapor silicon nitride oxide HF silicon nitride Al NaOH, H3PO4 nickel Cu HCl nickel resist oxygen plasma aluminum resist oxygen plasma gold Cu HCl gold resist oxygen plasma copper resist oxygen plasma Parylene resist acetone, other solvents SU-8 Cu HCl

HF etching of SiO2 and other materials Etchant Material SiO2 TEOS PSG Si3N4 Al Mo HF (49%) 1763 3969 4778 15 38 0.15 BHF 133 107 1024 1 3 0.5 1:10 HF 48 157 922 1.5 320 0.15 Etch rates in nm/min

Different silicon dioxide films

AFM tips: surface release Condition: Cr release etching must not attack Au or SU-8

AlN unimorph suspensions

Thermally excited resonator Oxide deposition Poly deposition Lithography piezores I/I piezo doping & strip Anneal I/I Au depo Litho for heater Au heater etch & strip Poly etch & strip Oxide etch Rinse & dry poly oxide

Single mask SOI accelerometer Device silicon DRIE Buried oxide HF wet etch Rinse & dry

Optical spectrometer in SOI

Compressive stresses in film buckling Depends on span on the structure: short beams do not buckle; and hard materials less prone than soft.

Tensile stress in film Desired stress state in most cases; too much tensile stress leads to cracking.

Released structural layers

Polysilicon Deposited by CVD at 625oC  true poly Can be deposited at 575oC  amorphous Anneal after deposition: a-Si  poly ! Typical thickness 1-2 µm

Polysilicon doping Usually deposited undoped (practically insulator) Doping after deposition diffusion implantation Annealing ~950oC, 1 h to activate dopants Annealing changes film stress (and grain size) Heavy doping ca. 500 µΩ-cm (cf. Al 3 µ Ω-cm ) Grain size ca. 200-300 nm after anneal

Polysilicon stress anneal 580oC deposited film (a-Si) annealed differently, leading to different final stress

Marc Madou

Optical modulator/ interference filter/ display

Metal micromechanics (1)

Metal micromechanics (2)

RF switch

Electroplated gold switch

Perforation to release large area structures

End of surface MEMS 1