ESL: Panacea or Hype? FERMAT | Sandeep Shukla | June 2005 Acknowledgement: NSF, Project Tech, and the “Chip.

Slides:



Advertisements
Similar presentations
Embedded System, A Brief Introduction
Advertisements

A Workflow Engine with Multi-Level Parallelism Supports Qifeng Huang and Yan Huang School of Computer Science Cardiff University
Construction process lasts until coding and testing is completed consists of design and implementation reasons for this phase –analysis model is not sufficiently.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Simulation Verification of Different Constraints in System Level Design in SystemC Piyush Ranjan Satapathy CS220 Class Project Presentation.
Presenter: Jyun-Yan Li Design Fault Directed Test Generation for Microprocessor Validation Deepak A. Mathaikutty, Sandeep K. Shukla FERMAT Lab, Virginia.
UC Berkeley Mobies Technology Project PI: Edward Lee CoPI: Tom Henzinger Process-Based Software Components for Networked Embedded Systems.
Process-Based Software Components for Networked Embedded Systems Edward A. Lee, PI UC Berkeley Core Technical Team (Mobies, SEC, and GSRC): Christopher.
Berkeley, CA, March 12, 2002 Modal Models in Vehicle-Vehicle Coordination Control Xiaojun Liu The Ptolemy Group EECS Department, UC Berkeley.
7th Biennial Ptolemy Miniconference Berkeley, CA February 13, 2007 Leveraging Synchronous Language Principles for Hybrid System Models Haiyang Zheng and.
Department of Electrical Engineering and Computer Sciences University of California at Berkeley Behavioral Types for Actor-Oriented Design Edward A. Lee.
Behavioral Types as Interface Definitions for Concurrent Components Center for Hybrid and Embedded Software Systems Edward A. Lee Professor UC Berkeley.
Dynamic adaptation of parallel codes Toward self-adaptable components for the Grid Françoise André, Jérémy Buisson & Jean-Louis Pazat IRISA / INSA de Rennes.
February 11, 2010 Center for Hybrid and Embedded Software Systems Ptolemy II - Heterogeneous Concurrent Modeling and Design.
Using Interfaces to Analyze Compositionality Haiyang Zheng and Rachel Zhou EE290N Class Project Presentation Dec. 10, 2004.
Chess Review October 4, 2006 Alexandria, VA Edited and presented by Advanced Tool Architectures Edward A. Lee UC Berkeley.
February 12, 2009 Center for Hybrid and Embedded Software Systems Encapsulated Model Transformation Rule A transformation.
Review of “Embedded Software” by E.A. Lee Katherine Barrow Vladimir Jakobac.
Implementing Quantity Managers in Ptolemy II EE 290N Project Haibo Zeng Dec 10 th, 2004.
Design of Fault Tolerant Data Flow in Ptolemy II Mark McKelvin EE290 N, Fall 2004 Final Project.
Models of Computation for Embedded System Design Alvise Bonivento.
Verilog Code Generation for an ASIP Design Environment Nathan Kitchen Vinay Krishnan Mentor: Scott Weber (MESCAL) EE 244/249 Joint Project Fall 2002.
Heterochronous Dataflow in Ptolemy II Brian K. Vogel EE249 Project Presentation, Dec. 4, 1999.
February 12, 2009 Center for Hybrid and Embedded Software Systems Model Transformation Using ERG Controller Thomas H. Feng.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 8: February 11, 2009 Dataflow.
MOBIES Project Progress Report Engine Throttle Controller Design Using Multiple Models of Computation Edward Lee Haiyang Zheng with thanks to Ptolemy Group.
Department of Electrical Engineering and Computer Sciences University of California at Berkeley The Ptolemy II Framework for Visual Languages Xiaojun Liu.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
SystemC: Introduction. SystemC  A C++ based class library and design environment for system-level design.  Suitable for functional description that.
From Scenic to SystemC Mehrdad Abutalebi. Outline Introducing Scenic Scenic Implementation Modeling Reactivity A Simple example From Scenic to SystemC.
EECE **** Embedded System Design
Institut für Computertechnik ICT Institute of Computer Technology Interaction of SystemC AMS Extensions with TLM 2.0 Markus Damm, Christoph.
Secure Web Applications via Automatic Partitioning Stephen Chong, Jed Liu, Andrew C. Meyers, Xin Qi, K. Vikram, Lantian Zheng, Xin Zheng. Cornell University.
Composing Models of Computation in Kepler/Ptolemy II
Architectural Design portions ©Ian Sommerville 1995 Establishing the overall structure of a software system.
SystemC: A Complete Digital System Modeling Language: A Case Study Reni Rambus Inc.
Extreme Makeover for EDA Industry
Presenter: Zong Ze-Huang Fast and Accurate Resource Conflict Simulation for Performance Analysis of Multi- Core Systems Stattelmann, S. ; Bringmann, O.
1 Advance Computer Architecture CSE 8383 Ranya Alawadhi.
1 H ardware D escription L anguages Modeling Digital Systems.
1 Freeha Azmat Saba Zia Dec 02, Agenda Installation Introduction From Verilog to SystemC Counter as an Example Complete SystemC Modeling 2.
Fast Simulation Techniques for Design Space Exploration Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet
Quality Driven SystemC Design By Nasir Mahmood. Hybrid Approach The idea here is to combine the strengths of simulation – namely the ability to handle.
C. André, J. Boucaron, A. Coadou, J. DeAntoni,
1 Optimizing compiler tools and building blocks project Alexander Drozdov, PhD Sergey Novikov, PhD.
Toward a Semantic Anchoring Infrastructure for Domain-Specific Modeling Languages Kai Chen Janos Sztipanovits Sandeep Neema Matthew Emerson Sherif Abdelwahed.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
CprE 588 Embedded Computer Systems Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #5 – System-Level.
SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Manifold Execution Model and System.
Enabling Self-management of Component-based High-performance Scientific Applications Hua (Maria) Liu and Manish Parashar The Applied Software Systems Laboratory.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
A flexible simulator for control- dominated distributed real-time systems Johannes Petersson IDA/SaS/ESLAB Johannes Petersson IDA/SaS/ESLAB Master’s Thesis.
Royal Institute of Technology System Specification Fundamentals Axel Jantsch, Royal Institute of Technology Stockholm, Sweden.
Satisfying Requirements BPF for DRA shall address: –DAQ Environment (Eclipse RCP): Gumtree ISEE workbench integration; –Design Composing and Configurability,
A Fast SystemC Engine D. Gracia Pérez LRI, Paris South Univ. O. Temam LRI, Paris South Univ. G. Mouchard LRI, Paris South Univ. CEA.
By Nitin Bahadur Gokul Nadathur Department of Computer Sciences University of Wisconsin-Madison Spring 2000.
SystemC Semantics by Actors and Reduction Techniques in Model Checking Marjan Sirjani Formal Methods Lab, ECE Dept. University of Tehran, Iran MoCC 2008.
CS 5991 Presentation Ptolemy: A Framework For Simulating and Prototyping Heterogeneous Systems.
FZI RESEARCH CENTER FOR INFORMATION TECHNOLOGY Achieving Interoperability between SystemC and System# 5 th December 2012 Student: Mário Lopes Ferreira.
Ptolemy II - Heterogeneous Concurrent Modeling and Design in Java
Event Relation Graphs and Extensions in Ptolemy II
Ptolemy II - Heterogeneous Concurrent Modeling and Design in Java
Design Flow System Level
Model Transformation with Hierarchical Discrete-Event Control
Model Transformation with Hierarchical Discrete-Event Control
Retargetable Model-Based Code Generation in Ptolemy II
Ptolemy II - Heterogeneous Concurrent Modeling and Design in Java
Ptolemy II - Heterogeneous Concurrent Modeling and Design in Java
Model Transformation with the Ptera Controller
Presentation transcript:

ESL: Panacea or Hype? FERMAT | Sandeep Shukla | June 2005 Acknowledgement: NSF, Project Tech, and the “Chip Design” Magazine

Outline Pictures speak louder than words − What is ESL? − Abstraction Trends − Verification Trends − EDA Industry Trends What are we doing? − Heterogeneity and MoCs − Behavioral Hierarchy − Meta Modeling Support − Service Oriented Validation Framework

Electronic System Level?

Abstraction Trends

Hardware Resources and Computer Power

A Tale of Two ESLs?

HW/SW Cost Breakdown Trends

Verification Trends

Hybrid and AMS

Verification Trends

ESL Industry Space

Our Work at FERMAT and ESPRESSO Introduce Heterogeneity in SystemC with Models of Computation (MoC) extensions Raise the Modeling Fidelity Step towards Behavioral Hierarchy with Heterogeneity EWD: Meta-Modeling Frameworks CARH: Service Oriented Validation Framework

SystemC’s Discrete-Event Kernel Evaluate-Update Paradigm Dynamic scheduling incurs unnecessary delta cycles Statically schedulable MoCs should avoid dynamic scheduling

An Example MoC Extension: Synchronous Data Flow in SystemC SDF models are: − Amenable to static scheduling − Require blocks to have predefined production and consumption rates − Construct repetition vector − Construct firing order − Executable schedule achieved with valid repetition vector and firing order

An Example MoC Extension: Synchronous Data Flow in SystemC Constructing an SDF model requires: − Encapsulating SDF specific processes (SC_SDF_METHOD) in a top-level SystemC process − Top-level constructs SDF graph with appropriate API − Every unique SDF model must be registered in its own sdf_graph instance − Top-level entry function must invoke sdf_trigger() function SC_MODULE( sdf_block ) { SDFPort > sample_in; SDFPort > sample_out; SC_SDF_METHOD( block_entry ); SC_CTOR( sdf_block ) { // Register this block into sdf_graph } void block_entry() { // Entry specific code } }; SC_MODULE( toplevel ) { sc_in_clk CLK; SC_THREAD( topentry ){ sensitive << CLK.pos(); }; SC_CTOR ( toplevel ) { // Instantiate SDF blocks and connect // the ports } void topentry() { sdf_trigger(); } };

An Example MoC Extension: Synchronous Data Flow in SystemC During initialization all executable schedules are computed DE kernel continues executes without intervention until sdf_trigger() is invoked SDF kernel takes over and executes the SDF-specific blocks according to the computed schedule

Heterogeneous Extensions Communicating Sequential Processes Rendez-vous communication Phil1Phil4 Phil3 Phil0 Phil2 Fork1 Fork0 Fork4 Fork3 Fork2 Footman

Heterogeneous Extensions Finite State Machine Control machines Phil1Phil4 Phil3 Phil0 Phil2 Fork1 Fork0 Fork4 Fork3 Fork2 Footman s0s1s2s3s4

Heterogeneous Extensions DE, FSM, SDF & CSP Phil1Phil4 Phil3 Phil0 Phil2 Fork1 Fork0 Fork4 Fork3 Fork2 Footman DE: Solves RSA Encryption Algorithm ProducerConsumer SDF: Producer/Consumer SDF: Sobel Edge Detection Algorithm

Simulation Efficiency A brief look Pure SDF models ~ 65% gains Pure FSM models ~ 10% degradation Pure CSP models ~ 1% gains

Behavioral Hierarchy with Heterogeneity Decompose design into small behaviors Behaviors expressed by different MoCs

Behavioral Hierarchy with Heterogeneity Semantics define interactions within MoC and across MoCs Hierarchical composition preserves behavioral hierarchy

Why you want GreenSocs SystemCXML: SystemC Source IR Doxygen Annotated XML Phase 1 Extracted XML Phase 2 Analysis, Transformation, Testing, Optimization, …

What we do with SystemC? Service-oriented architecture − Provide infrastructure for incorporating multiple features into services using ACE/TAO − Use SCV for automated testbench generation − Dynamic-Value Change Dump − Logging Service Employ existing CORBA services such as: − Naming Service − Event Service

Reference Website for SystemC-H: Book