Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status 112-12-2008 CALICE / EUDET DAQ – DESY.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

Bart Hommels for the CALICE-UK groups Data acquisition systems for future calorimetry at the International Linear Collider Introduction DAQ.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL DIF: Issues & Solutions Readout Architecture.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.

11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,

1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.

David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Taikan Suehara, AIDA-2020 kickoff meeting, 3 Jun page 1 Requirements from CALICE-DAQ for WP5 Taikan Suehara (Kyushu University, Japan)

CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.

Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)

Minutes DAQ software discussion - 16/10/08. Priorities - to be ready before testbench is ready- LDA - ODR - DIF device server disentanglement (Tao, Barry,

Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

Future DAQ Directions David Bailey for the CALICE DAQ Group.

Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)

David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.

14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Wing LDA CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.

AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.

Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.

June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.

11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.

1 GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE “off-detector” readout electronics for the Gigatracker: status update.

24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

23 October 2003Martin Postranecky, UCL CALICE CERC Testing Page 1 PRODUCTION BOARDS TESTING 1)9x PCBs 2)16x SCSI each = 144x Connectors 3)~ 70x SCSI Cables.

Monday December DESY1 GDCC news Franck GASTALDI.

Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.

Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.

Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.

Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.

JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.

1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.

Taikan Suehara, CALICE meeting at KEK, 20 Apr page 1 Report from CALICE DAQ Task Force Taikan Suehara (Kyushu University, Japan)

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.

Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.

SRTSC A LabVIEW based Test and Hardware Configuration System for SRS Volkan Gezer Eskisehir Osmangazi University & CERN.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.

Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.

ScCAL Data Acquisition System

DIF – LDA Command Interface

CALICE DAQ Developments

Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,

Status of the Data Concentrator Card and the rest of the DAQ

C. de La Taille IN2P3/LAL Orsay

Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL

CALICE/EUDET Electronics in 2007

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

PRODUCTION BOARDS TESTING

PRODUCTION BOARDS TESTING

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

First thoughts on DIF functionality

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

Presentation transcript:

Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY For extensive and more detailed information: look elsewhere in UCL Brief overview of:

Bart Hommels for the UK-DAQ group ECAL DIF status: hardware SiW ECAL/EUDET Meeting, UCL DIF prototype II: smaller than a credit card (in at least 2 dimensions) Going from v.1 to v.2: few components went. Main FPGA is the same: Xilinx X3S1000 Power envelope identical to V.1 2 DIFs fully populated: –Powered up OK –Test firmware being ported Components & PCBs in house for full production of 40x Main changes wrt V1 proto: DIF powered from rear edge, has regulators on-board. (not unlike HCAL DIF) Analog channels have test points (top right) No SRAM but serial Flash-RAM 10MHz Xtal for local clock generation side-mounted USB for testing and stand-alone operation

Bart Hommels for the UK-DAQ group ECAL DIF status: firmware Stable version for DAQ test Provides pseudorandom fake data Reacts on fast commands from LDA Data format being updated to proposed DIF data format Fast commands: Reset Spill counter Increment spill counter Send single packet Send (random) multiple packets Continuous sending of packets Verified & tested in hardware –using fake LDA SiW ECAL/EUDET Meeting, UCL

Bart Hommels for the UK-DAQ group LDA Status: hardware Many hardware issues now resolved: 3 LDAs being tortured here & now(!) Production lot: Baseboard rev.II now at Manchester Ethernet add-on boards now in production HDMI boards now ordered (20 off) SiW ECAL/EUDET Meeting, UCL HDMI board: implementing full AC-coupling would have required a re-design (time, ₤₤₤) Alternative AC coupling with reduced component count studied, seems to be OK Link requires to be ‘always-on’: send comma characters when idle, otherwise first bits will be missed 2m cable, full AC coupling 15m cable, reduced AC coupling

Bart Hommels for the UK-DAQ group LDA status: firmware Whilst waiting for hardware: LODDAR test vehicle used for firmware & software development ODR-LDA path well established in both directions LDA can now talk to DIF as well Core functionality seems OK Under test at the moment – using real LDA hardware! Ask Marc/Matt/Barry if you want to have a look More news tomorrow? SiW ECAL/EUDET Meeting, UCL

Bart Hommels for the UK-DAQ group DAQ-PC & Off-Detector Receiver SiW ECAL/EUDET Meeting, UCL ODR-DOOCS a well integrated tandem: stable firmware & software End-user Software development ongoing

Bart Hommels for the UK-DAQ group ODR & Software status SiW ECAL/EUDET Meeting, UCL Off-detector receiver - DAQ PC resources ODR programming manual ODR firmware description Caldata user guide DAQ PC experts Software & Firmware CVS CVS web access is only available to web browsers running within CERN subnet.