Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.

Slides:



Advertisements
Similar presentations
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
Advertisements

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Status of NA62 straw electronics Webs Covers Services Readout.
NA62 straw tracker readout status Georgios Konstantinou
2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Kraków4FutureDaQ Institute of Physics & Nowoczesna Elektronika P.Salabura,A.Misiak,S.Kistryn,R.Tębacz,K.Korcyl & M.Kajetanowicz Discrete event simulations.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
Straw electronics status  Signal generation and formation in straw  Webs + Cover  Backend  TTC  Services + DCS  New engineer on VIA program Georgios.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
SRB data transmission Vito Palladino CERN 2 June 2014.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
FW and HW Status TDAQ WG 10/6/2015. Hardware MPOD: ◦ HV was NOT floating   Sensibility of current limit to external devices  Particularly for chamber.
Straw VME Data Monitoring M. Koval Straw WG meeting
The NA62 Spectrometer Acquisition System TWEPP 2015, Lisbon Peter Lichard and Vito Palladino - CERN On Behalf of NA62 Straw Working Group.
LHCb upgrade Workshop, Oxford, Xavier Gremaud (EPFL, Switzerland)
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.
Introduction to DAQ Architecture Niko Neufeld CERN / IPHE Lausanne.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Report from the straw working group H. Danielsson 8/29/13Plenary Liverpool, H. Danielsson.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Straw (T)DAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Peter LICHARD CERN (for NA62) 1 NA62 Straw detector read-out system NA62 layout Straw detector Requirements for straw detector electronics Readout electronics.
Straw readout status Run 2016 Cover FW SRB FW.
Status of NA62 straw electronics and services
Status of NA62 straw readout
Electronics Trigger and DAQ CERN meeting summary.
Production Firmware - status Components TOTFED - status
Vito Palladino Straw Working Group 23/3/2015
TELL1 A common data acquisition board for LHCb
CoBo - Different Boundaries & Different Options of
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS EMU TRIGGER ELECTRONICS
COVER Full production should arrive today
Run experience Cover FW SRB FW DAQ and monitoring
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
VELO readout On detector electronics Off detector electronics to DAQ
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Example of DAQ Trigger issues for the SoLID experiment
Network Processors for a 1 MHz Trigger-DAQ System
TELL1 A common data acquisition board for LHCb
FED Design and EMU-to-DAQ Test
Presentation transcript:

Straw electronics Straw Readout Board (SRB)

Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output – to PC farm – 2*1Gb/s ethernet – VME to SBC – L0 trigger – Choke/error

Straw detector output data flow Straw detector – 4 chambers 4 views each (x,y,u,v) ½ view is served by SRB (Straw Readout Board) – 2 SRBs/view – 8 SRBs/chamber – 32 SRBs/detector 2 x 1Gbit/s ethernet interfaces per SRB 1 chamber connected through 10Gbit link (+1 spare) to pc-farm – 16 Gbit links merged in a switch

Data rates Single straw rate 60kHz (average) – 48 bits/event (24 bits leading, 24 bits trailing) – Coarse time in header L0 1MHz rate with time window 250ns – Total data rate per SRB with protocol (UDP,IP,..) 440 Mbit/s – Total data rate per chamber with protocol 3.6 Gbit/s – Full detector ~16Gbit/s Without L0 and without protocol – 600->800 Mbit/s per SRB – Full data 4.8->6.4 Gbit/s per chamber

Details UDP header (bytes)12 max UDP length (bytes)65500 MEP header (bytes)8 event header (bytes)8 max IP length (bytes)9000 IP header (bytes)38 edge hit size (bytes)3 Event rate (Hz)1.00E+06 Hits per view6 Time window (s)2.50E-07 Rate (tracks) per View (Hz)1.80E+07 events in time window1.40E+01 event data (bytes)102 event size header+dati (bytes)110 max number of events in UDP packet595 data rate (bytes/s/view) UDP packets/s/view1680 effective IP packet length (bytes)8962 number of IP packets/s/view12278 total data to tranfer (Mbit/s/view) total data to tranfer (Mbit/s/station)

SRB – components TTC LEMO L0 OUT ETH COVERS TTCRx COVER CONTROL, DATA, SYNCH EVENT PROCESSOR 2(4)GB DDR3 DATA TO PC FARM TIME REMAP L0 PROCESSOR VME INTF ON-LINE MONITOR L0 LOOK_UP TABLE L0 OUT SRB

SRB – control flow Selectable control -TTC -LEMO -VME Clock delay to compensate time of flight, Group of 4 covers VME to - Setup - Control, - On-line monitoring - Data

SRB – data flow 16x2x320Mbit/s ~10Gbit/s 2.5Gbit/s 2x Gbit ethernet VME Alternative path

SRB – trigger data flow 16x2x320Mbit/s ~10Gbit/s 2.5Gbit/s 2x Gbit ethernet VME L0 PRIMITIVES Alternative path

Trigger First mentioned in TD Possibility to use Straw detector for L0 if proved to be useful Tracks or hit multiplicity Tracks – View is split to corridors 6 straws – Corridors overlap on each side by 2 straws – 2 or more trailing edges in a corridor in a defined time window qualify a track – Can be already used as a coarse position ~13mm

Trigger Position can be improved using leading edges Leading edges from 6 straws put into the time pipeline corresponding to the full drift time in straw, step 25ns Trailing edge track signal starts pattern recognition Leading edges are run though look-up table and output position code Time-corresponding position codes from all views are combined To look- up table 6 straws leading edges

Trigger 1 SRB with modified firmware collects primitives from 8 SRBs serving 1 chamber OR 1 SRB with modified firmware collects primitives from 16 SRBs serving 2 chambers Chambers 1,2 and 3,4 can either contribute alone or can be combined L0 SRB send L0 primitives to L0 processor Time estimate – Event to Cover to SRB – <500ns – Time-reordering of hits - 10us – Track finding - <1us – Collection of hits and combination < 10us – Sending L0 primitives in < 22us

Choke/error Use user-defined VME P2 line Open collector output from every SRB Wire-OR to combine all outputs Simple VME board to convert choke/error wire-OR signals to RJ45 standard Use 1 calorimeter choke/error collection board to combine outputs from all chambers and send to L0 processor Monitoring via VME

SRB conclusions Design started – Schematics – Big part of prototype board firmware could be reused – New parts Time reordering Event buffer management data format for pc-farm Online monitoring L0 trigger Ready for PCB layout in November Prototype January/February 2014 Price estimate – Components < 1 kCHF – PCB + assembly < 1 kCHF – Total < 2 kCHF Integration/dry-run between April-June 2014