CDA 3101 Fall 2013 Introduction to Computer Organization I/O Devices and Buses 15 November 2013.

Slides:



Advertisements
Similar presentations
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
Advertisements

Transmission Basics ITNW 1325, Chapter III. OSI Physical Layer.
TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.
1 Chapter 7 Networking: Computer Connections. Basic Components of a Network Sending device Communications link Receiving device.
Chapter 10 Supporting I/O Devices. You Will Learn…  How to install peripheral I/O devices  How to use ports and expansion slots for add- on devices.
Chapter 3 Chapter 3: Server Hardware. Chapter 3 Learning Objectives n Describe the base system requirements for Windows NT 4.0 Server n Explain how to.
Chapter 8: Part II Storage, Network and Other Peripherals.
Input/Output and Communication
Chapter Preview  In this chapter, we will study:  The basic components of a telecomm system  The technologies used in telecomm systems  Various ways.
CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,
Intro to MIS – MGS351 Network Basics Extended Learning Module E.
Copyright ©: Nahrstedt, Angrave, Abdelzaher
Module I Overview of Computer Architecture and Organization.
INFO1119 (Fall 2012) INFO1119: Operating System and Hardware Module 2: Computer Components Hardware – Part 2 Hardware – Part 2.
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Chapter 6 High-Speed LANs Chapter 6 High-Speed LANs.
Performance Tradeoffs for Static Allocation of Zero-Copy Buffers Pål Halvorsen, Espen Jorde, Karl-André Skevik, Vera Goebel, and Thomas Plagemann Institute.
Welcome to Cisco Academy Chapter 1. Objectives Understand Safety Rules Provide common knowledge base –PC Hardware Build bridge between understanding of.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
Chapter 9A Network Basics.
CSC 311 IEEE STANDARD ETHERNET Common Bus topology Uses CSMA/CD Named after “ether”, the imaginary substance many once believed occupied all of space.
Chapter 4 Computer Networks – Part 1
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,
Local Area Network By Bhupendra Ratha, Lecturer
Module 2: Information Technology Infrastructure
NETW 3005 I/O Systems. Reading For this lecture, you should have read Chapter 13 (Sections 1-4, 7). NETW3005 (Operating Systems) Lecture 10 - I/O Systems2.
Buses Warning: some of the terminology is used inconsistently within the field.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
Introduction network Protocol
1 Microprocessor-based Systems Course 9 Design of the input/output interfaces (continue)
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Chapter 2 The CPU and the Main Board  2.1 Components of the CPU 2.1 Components of the CPU 2.1 Components of the CPU  2.2Performance and Instruction Sets.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Telecommunications, P. I AIMS 2710 R. Nakatsu. Networks and Telecommunications NETWORK – two or more computers interconnected by a cable (or alternatively,
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Disk Interfaces Last Update Copyright Kenneth M. Chipps Ph.D. 1.
Organisasi Sistem Komputer Materi VIII (Input Output)
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Slide 4-1 Chapter 4 Terms Data Communications and Networking Considerations Introduction to Information Systems Judith C. Simon.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK– PARALLEL BUS DEVICE PROTOCOLS 1.
Networking… By: Allan Joe Next page.
Local Area Networks: Monil Adhikari. Primary Function of a LAN File serving – large storage disk drive acts as a central storage repository Print serving.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
A Level Computing for AQA Teacher’s Resource CD-ROM 20 CHAPTER: Communication methods Serial and parallel communications, bandwidth, bit rate and baud.
WAN Transmission Media
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
NETWORK. To connect a computer with a network we need NETWORK ADAPTER.
Management Information Systems - Introduction. The telecommunication system Telecommunication System – consists of hardware and software that transmits.
Computer Architecture Chapter (7): Input / Output
Computer Organization and Architecture Chapter 7 Input/Output.
DIRECT MEMORY ACCESS and Computer Buses
Intro to MIS – MGS351 Network Basics
Introduction to Telecommunications
Data Communication.
Operating Systems (CS 340 D)
Network Basics Extended Learning Module E
Introduction to computer networks
2 Basic Concepts: data and computer networking
Overview of Computer Architecture and Organization
Chapter 13: I/O Systems.
Presentation transcript:

CDA 3101 Fall 2013 Introduction to Computer Organization I/O Devices and Buses 15 November 2013

Overview of I/O and Buses Movement of data and instructions Parallel or Serial buses Different I/O protocols I/O devices vary widely Bus Performance Equations Types of I/Os –Polled: Device-specific queries –Interrupt-Driven: On-demand transfer –DMA: Fast transfer, block I/O

Bus Configuration Transmitter/Receiver: Source/Sink for data Channel: Path for data or instructions Controller: Master control for bus actions Base Reg sw lw Offset BUS

I/O Types 1.Polled –Check each I/O device in turn, schedule I/O work on appropriate idle devices –Ask for device status (busy, wait, idle, dead…) 2.Interrupt-Driven –On-demand request of I/O services –Needs queue to save waiting I/O requests 3.Direct Memory Access (DMA) –Direct I/O Device to Memory Transfer –Very fast, used for large amounts of data (e.g., video, imagery, audio)

Physical vs. Logical I/O Buses Physical Buses –Installed in Computer: ISA bus for graphics card –Limited by size and power supply of processor –Performance limited by bus width, controller speed Logical I/O (reconfigurable buses) –Have physical buses available that can be configured differently –Useful for maximizing bus utilization –Make the CPU believe it has variable buses –Reconfigure buses to meet current I/O demand –Requires complex bus controller and scheduling software

Physical Buses Parallel Bus –N wires in parallel: –Advantage: Fast Disadvantage: Complexity Serial Bus –One transmission path –Usually twisted pair (for alternating current) –Can be shielded (coaxial cable or Ethernet) –Simplex communication: Unidirectional –Duplex communication: Bi-directional –Problems: Collision (duplex), Errors, Faults –Advantage: Simplicity Disadvantage: Slow N

Bus Performance Parameters Bandwidth or Throughput –How much data can be transmitted through the bus per unit time (Units = Bits per Second) Failure Rate and Cost –Rate: Probability of Bus failing –Cost: How much overhead required to restart Need to flush bus (cycles of bus x bits per cycle) Resend corrupted packets (bits to be resent) Error Rate and Cost –Similar to Failure Rate

Bus Performance Equations Assumptions –Bandwidth (B), Bit Error Rate (BER) –Failure Rate (FR), Failure Cost (FC) in bits/sec Computation of Actual Bandwidth (B’) B’ = B x (1-BER) - FC/(1-FR) Error EffectFailure Penalty

Bus Performance Example #1 Assumptions –Nominal Bandwidth: 32 MHz, 32 bits parallel –Failure Rate = ; Failure Cost = 0.2 Mbps –Bit Error Rate = Computation of Actual Bandwidth (B’) B’ = B x (1-BER) - FC/(1-FR) = 32bits(32 x 10 6 Hz) ( ) - (0.2 x 10 6 bps/ ) = Gbps – Mbps = Gbits/sec = 0.02% penalty

Bus Performance Example #2 Assumptions –Nominal Bandwidth: 32 MHz, 32 bits parallel –Failure Rate = ; Failure Cost = 0.2 Mbps –Bit Error Rate = Computation of Actual Bandwidth (B’) B’ = B x (1-BER) - FC/(1-FR) = 32bits(32 x 10 6 Hz) ( ) - (0.2 x 10 6 bps/ 0.9) = Gbps – Mbps = Gbits/sec = 0.03% penalty

Bus Performance Example #3 Assumptions –Nominal Bandwidth: 32 MHz, 32 bits parallel –Failure Rate = ; Failure Cost = 0.2 Mbps –Bit Error Rate = Computation of Actual Bandwidth (B’) B’ = B x (1-BER) - FC/(1-FR) = 32bits(32 x 10 6 Hz) (0.999) - (0.2 x 10 6 bps/ 0.9) = Gbps – Mbps = Gbits/sec = 0.23% penalty

Bus Performance Reality Problems –Bus collision: Packets try to use same HW –Simplex: Less Collision, Duplex: More collision Some practical test results PCI: 32 bits parallel at 32 MHz (128MB/s) Nominal BW = 1K MHz ~ 1GHz Simplex:70-80% of BW Duplex: 20-40% of BW e.g., Duplex => 25 to 50 MB/s

Bus: Application => Requirements Applications –Imaging: MxN pixels per frame, K bits per pixel –Video: F frames per second Complexity = O(MNKF) bits per second Real:M,N = 1024, K = 24 bpp, F = 30 fps MNKF = 1M (720) = 720 Mbits/sec Simplex:720 Mbps / 0.7 => B = 1.03 Gbps Duplex:720 Mbps / 0.3 => B = 2.4 Gbps Lesson: Fast buses are required for imaging

Bus Technologies Current –Copper wires, Traces on circuit board (2-8 GHz) –Coaxial, Fiber optic Internet (100Mbps to 2 Gbps) Emerging –Free space optical: 20+ Gbps BW limited by transmitter/receiver bandwidth Problems with atmospheric scattering & absorption –“All optical” Isn’t so – need some electronics and electro-optics Speed limited by bandwidth of electronics Foreseeable Future: Fiber Optic, Wireless

Conclusions I/O effects data transfer by: –Dividing data stream into blocks or packets –Sending data packets serially along a bus –Keeping the I/O bus almost always full (occupied) to maximize I/O system throughput Reconfigurable Buses are useful because: –Different I/O intensive applications have different I/O requirements –Bus configuration can adapt to meet requirements Next: Multiprocessors

The Best Part of the Week Is Near: WEEKEND!!