Memory Testing Payload for Nano- Satellite Matthew Vis Embry-Riddle Aeronautical University, EagleSat NASA Space Grant Intern Symposium, April 2015.

Slides:



Advertisements
Similar presentations
RTOS with NiosII Stig Dyngeland Pia Katrin Berge Iago Martin Eraso.
Advertisements

(Systems Analysis INTerface Board)
DARSI 2 CDR Adrienne Baile Preston Schipper Matt Hulse Project Overview Components: Design Status Administrative Data Acquisition & Real-time System Integration.
Memory Chapter 3. Slide 2 of 14Chapter 1 Objectives  Explain the types of memory  Explain the types of RAM  Explain the working of the RAM  List the.
System on a Chip (SoC) An Overview David Cheung Christopher Shannon.
Students:Guy Derry Gil Wiechman Instructor:Isaschar Walter In cooperation with MOD Winter-Spring 2003 Students:Guy Derry Gil Wiechman Instructor:Isaschar.
Embedded Network Controller with Web Interface Bradley University Department of Electrical & Computer Engineering By: Ed Siok Advisor: Dr. Malinowski.
Team MADD Michael Davies Andrew Mountain Dan Hoang Daniel Brink Team MADD Michael Davies Andrew Mountain Dan Hoang Daniel Brink Power Distribution Control.
Wireless Control with ZigBee Poster Students Yossi Lempert Natan Keren Instructor Konstantin Sinyuk.
SNIFFER CARD for PCI-express channel
METEOR BACKGROUND This is a foundation project in an ambitious endeavor to provide the RIT research community with a means to conduct near space.
Intelligent Agents: an Overview. 2 Definitions Rational behavior: to achieve a goal minimizing the cost and maximizing the satisfaction. Rational agent:
F1020/F1031 COMPUTER HARDWARE MEMORY. Read-only Memory (ROM) Basic instructions for booting the computer and loading the operating system are stored in.
Home button this will take you back to ‘the components’ page. You will start on the components page. To get to the page for each component you click on.
12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.
Designing a Circularly Polarized Antenna for EagleSat Dadija Bliudzius Embry-Riddle Aeronautical University NASA Space Grant.
Continuing Embry- Riddle’s CubeSat Satellite Development Program Presented by Clayton G. Jacobs Embry-Riddle Aeronautical University, Prescott EagleSat.
Intelligent Speed Adaptation in vehicles Date: 01/08/09 Tamil Eniyan. M 08MEA026 M.Tech-Automotive Electronics Review - 0.
 What Is a Computer? What Is a Computer?  Computer System Components Computer System Components  Hardware Hardware  Types of Memory Types of Memory.
A modern NM registration system capable of sending data to the NMDB Helen Mavromichalaki - Christos Sarlanis NKUA TEAM National & Kapodistrian University.
S1.6 Requirements: KnightSat C&DH RequirementSourceVerification Source Document Test/Analysis Number S1.6-1Provide reliable, real-time access and control.
My mini course Yan Yupei Student ID: YB , Department of Electromechanical Engineering Faculty of Science and Technology My.
High Altitude Balloon Data Logger for Scientific Payloads Presented by: Dallas Hodge Spring Space Grant Symposium 1.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
4/18/2009ASGC Symposium Project Members: Bryce Fox Jessica Avitia Sara Daniella Eriksson Mary Begay ASGC Symposium April 18, 2009 at Arizona State University.
06/04/ D Spanning Tree Compliant switch Gireesh Shrimali, Jeslin Puthenparambil EE384Y Course Project.
Seth Guberman, Embry-Riddle Aeronautical University.
1 Embedded Systems Computer Architecture. Embedded Systems2 Memory Hierarchy Registers Cache RAM Disk L2 Cache Speed (faster) Cost (cheaper per-byte)
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
1 Memory Hierarchy The main memory occupies a central position by being able to communicate directly with the CPU and with auxiliary memory devices through.
טכניון – מכון טכנולוגי לישראל הפקולטה להנדסת חשמל PowerPC based reliable computer Students:Guy Derry Gil Wiechman Instructor: Isaschar Walter Winter 2003.
Application Block Diagram III. SOFTWARE PLATFORM Figure above shows a network protocol stack for a computer that connects to an Ethernet network and.
University Nanosat Competition Embry-Riddle Aeronautical University: SWESat Team Presented by: Stephanie Lengyel AZ Space Grant Symposium April 17 and.
GAYA Analyzer SDD Presentation. GAYA Analyzer Introduction OMS40G256 is a hardware device used for detection of radioactive radiation for medical imaging.
Flight Testing Small Satellites Through High Altitude Ballooning Presented by Zach Henney 18 April 2015.
Physical Memory and Physical Addressing By Alex Ames.
Arizona Space Grant Symposium April 19, 2008 SWE Imaging Payload Command and Data Handling Jordan Cluster.
Designing a Communications System for Eagle Lisa Ferguson Dr. Gary Yale, Dr. Ed Post Arizona Statewide Symposium Announcements April 12, 2014.
Performed by:Gidi Getter, Shir Borenstein Supervised by:Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Space Grant Symposium, Apr USAF Academy’s FalconSAT-2 Program “Learning Space by Doing Space” C2C Eric Hutcheson Information Management NCO CS-25.
Memory 2. Activity 1 Research / Revise what cache memory is. 5 minutes.
5-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL
Components of Hardware 1. Processor Memory Input and output devices Storage 2.
UNIVERSITY OF MINES AND TECHNOLOGY, TARKWA
EagleSat-1 Continuing Embry-Riddle’s CubeSat Satellite Development Program
Simplifying Customer Software Integration Tim Myers April 9 th, 2011 Colorado Undergraduate Space Research Symposium Payload Configuration GUI.
System on a Chip (SoC) An Overview David Cheung Christopher Shannon.
Arizona Space Grant Symposium
CFS Use at Goddard The Johns Hopkins University Applied Physics Laboratory core Flight Software System Workshop October 26, 2015 Alan Cudmore – NASA Goddard.
Unit 2 Technology Systems
Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.
Figure 1.1. A silicon wafer..
ECE 477 Final Review: Team #
On-Board Computer Subsystem David Stockhouse
Subject Name: Embedded system Design Subject Code: 10EC74
EagleSat 2: Scientific Payloads’ Overview and Developments
EagleSat 2: Design Development Lauren Barthenheier Dr
Discovering Computers 2014: Chapter6
Computer System Design (Processor Design)
EagleSat 2 – Program Overview
EagleSat 2 – Scientific Payloads’ Objectives and Developments
EagleSat 2 – Electrical Power Subsystem Development
Memory Basics Chapter 8.
EagleSat-I Integration and Testing of 1U CubeSats
Photoresistor Sun Sensor Experiment
EagleSat 2: Design Development Lauren Barthenheier Dr
Computer System Design Lecture 9
Memory Basics Chapter 7.
Lecture 3 - Instruction Set - Al
Presentation transcript:

Memory Testing Payload for Nano- Satellite Matthew Vis Embry-Riddle Aeronautical University, EagleSat NASA Space Grant Intern Symposium, April 2015

Overview Reasons for Research Research Options Detailed Research Plan Current Progress

Reasons for Research Measure and analyze effects of solar radiation on different types of computer memory Gain greater understanding of the limitations and applications of different types of computer memory Give undergraduate students exposure to creating embedded systems in non-critical space applications.

Research Options High altitude Balloon Payload Send payload on a balloon to gain greater access to radiation Limited in altitude and little increase in radiation levels Limited exposure time Satellite Payload (Selected) Send as payload to small-scale satellite Difficult to organize launch, but helped provided by NASA Much greater exposure time and radiation levels (1) (2) (1) (2)

Detailed Research Plan Create Payload for testing five (5) types of computer memory Dynamic Random Access Memory (DRAM) Static Random Access Memory (SRAM) Flash Memory (Flash) Ferroelectric Random Access Memory (FRAM) Magneto-resistive Random Access Memory (MRAM) Test for memory data upsets using software algorithms.

Detailed Research Plan (cont.) Payload Block Diagram

Detailed Research Plan (cont.) Payload Software Algorithm

Current Progress Four (4) of the memory chips are functioning as expected Protocols and capabilities for communication to/from On-Board Computer functioning as expected Interface between Payload and On-Board Computer fully defined Algorithm fully defined and implemented for all error types currently identified Printed Circuit Board (PCB) design complete PCB with testing points still on order

Future Work Add fifth memory chip functionality (DRAM) Identify more types of errors to analyze and adapt or expand algorithm accordingly Develop testing procedures to ensure completeness and quality of both Software and Hardware Test capabilities with PCB that includes testing points Test interface with On-Board Computer Build and test flight-model

Thank you

Determine Errors Algorithm

Analyze Errors Algorithm