Department of Computer Engineering Tallinn University of Technology Estonia 8 th European Workshop on Microelectronics Education – EWME‘2010 Darmstadt,

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture Peter Wohl, John A. Waicukauski, Sanjay Patel, Minesh B. Amin.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
EE466: VLSI Design Lecture 17: Design for Testability
Design for Testability Theory and Practice Lecture 11: BIST
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
EE141 Chapter 1 Introduction.
Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.
Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.
TOPIC - BIST architectures I
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
BIST vs. ATPG.
Testing and DFT tools ( Installed in our PLD Lab ) Maksim Jenihhin IXX9500 Doktoriseminar TURBO TESTER.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
Ch.8 Layout Verification TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
EE 447/EE547 1 VLSI DESIGN Lecture 10 Design for Testability.
Testimise projekteerimine: Labor 2 BIST Optimization
Department of Computer Engineering Tallinn University of Technology Estonia Final Workshop of CDC Tallinn, Brotherhood of the Blackheads, 21.
AN INVESTIGATION INTO THE REQUIREMENTS OF A PC-BASED LEARNING ENVIRONMENT FOR THE EDUCATION OF MICROELECTRONIC TEST ENGINEERING Joseph Walsh and Ian Grout.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
3rd Annual Review Meeting Sinaia, Romania, February 21-22, 2005 REASON (IST ) Third Annual Report Workpackage 3 Raimund Ubar Tallinn Technical.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Testability and architecture. Design methodologies. Multiprocessor system-on-chip.
Testing of integrated circuits and design for testability J. Christiansen CERN - EP/MIC
Follow-up Courses. ECE Department MS in Electrical Engineering MS EE MS in Computer Engineering MS CpE COMMUNICATIONS & NETWORKING SIGNAL PROCESSING CONTROL.
CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )
Unit IV Self-Test and Test Algorithms
Pseudo-Random Pattern Generator Design for Column ‑ Matching BIST Petr Fišer Czech Technical University Dept. of Computer Science and Engineering.
Tallinn University of Technology Founded as engineering college in 1918, TTU acquired university status in TTU has about 9000 students and 1209 employees,
Teaching VLSI Design Considering Future Industrial Requirements Matthias Hanke
COE 405 Design and Modeling of Digital Systems
Testing of Digital Systems: An Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman.
Logic BIST Logic BIST.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Annual Review Meeting Lviv, Ukraine, February 14-15, 2003 REASON (IST ) First Annual Report Workpackage 03 Raimund Ubar Tallinn Technical University.
DDECS Stara Lesna, Slovakia, April 20, 2004 Tallinn Technical University D&T Education & Training in Europe What are the Main Challenges? Some thoughts.
CS/EE 3700 : Fundamentals of Digital System Design
Mixed-Mode BIST Based on Column Matching Petr Fišer.
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.
Arvutitehnika instituut ati.ttu.ee Department of Computer Engineering ati.ttu.ee.
Technical University Tallinn, ESTONIA 1 Raimund Ubar TTÜ Tallinn, 21. mai 2003 Kuidas tagada kvaliteeti üha keerukamates.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
Technical University Tallinn, ESTONIA 1 Raimund Ubar TTÜ Tallinn, 21. mai 2003 Hästitestitavad ja isetestivad digitaalsüsteemid.
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.
Introduction to Visual Basic. NET,. NET Framework and Visual Studio
Partner Progress Report Tallinn Technical University
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
VLSI Testing Lecture 14: System Diagnosis
Hardware Testing and Designing for Testability
COUPING WITH THE INTERCONNECT
VLSI Testing Lecture 14: Built-In Self-Test
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Lecture 26 Logic BIST Architectures
Test Data Compression for Scan-Based Testing
Presentation transcript:

Department of Computer Engineering Tallinn University of Technology Estonia 8 th European Workshop on Microelectronics Education – EWME‘2010 Darmstadt, May 10-12, 2010 E-Learning Environment for WEB-Based Study of Testing R.Ubar 1, A.Jutman 1, J.Raik 1, S.Kostin 1, H.-D.Wuttke 2 1 Dept. of Computer Engineering Tallinn University of Technology Estonia 2 Dept. of Technical Informatics Technical University of Ilmenau Germany

E-Learning Environment for WEB-Based Study of Testing EWME May 10–12, Motivation ITRS: semiconductor test is already one of key problems in current generation of VLSI chips and its importance will be growing There is a strong demand for well-educated specialists in the area of IC and microelectronics testing Interactive training tools as addendum to LMS are needed to facilitate teaching process TUT has a 15 years tradition in developing training tools in microelectronic testing Students develop the software themselves under supervision of graduate students and senior personnel

8th European Workshop on Microelectronics Education – EWME‘ Motivation Cutting Edge Research − Needs custom developed algorithms and/or tools PhD Students − Need to run their experiments Undergraduate Students − Need introduction to the topic Department − Needs training materials and research

8th European Workshop on Microelectronics Education – EWME‘ Outline Different layers of the platform HW tools PC-based tools Web interface E-Learning tools Conclusions and discussion

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ Main components of the platform DefSim - an integrated measurement environment for physical defect study in CMOS circuits. TurboTester – a research and training toolkit with extensive set of tools for digital test and design for testability Web-based runtime interface for remote access to our tools Java applets – illustrative e-learning software written specifically for the web Other tools

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ Defect Study using DefSim DefSim is an integrated circuit (ASIC) and a measurement equipmrnt for experimental study of CMOS defects. The central element of the DefSim equipment is an educational IC with a large variety of shorts and opens physically inserted into a set of simple digital circuits. The IC is attached to a dedicated measurement box serving as an interface to the computer. The box supports two measurement modes - voltage and I DDQ testing.

8th European Workshop on Microelectronics Education – EWME‘ − Standard industrial CMOS technology − Area mm 2 − Approx transistors − 62 pins − JLCC68 package A built-in current monitor for I DDQ testing is implemented in each block. DefSim IC details

8th European Workshop on Microelectronics Education – EWME‘ NAND2 cell with floating gate VDD GND Q A B X Implementation of defects

8th European Workshop on Microelectronics Education – EWME‘ VDD GND Q A B NAND2 cell with D-S short (missing poly) Altogether there are over 500 different defects on the chip Implemented defects are shorts and opens in metal and poly layers To be close to the silicon reality each cell is loaded and driven by standard non-inverting buffers Implementation of defects

8th European Workshop on Microelectronics Education – EWME‘ DefSim in the classroom With DefSim you can Observe the truth table of correct circuit Observe the truth table of defective circuit Obtain defect/fault tables for all specific defects Define test patterns automatically or manually Activate IDDQ and voltage measurements Study behavior of bridging and open faults Study and compare different fault models

8th European Workshop on Microelectronics Education – EWME‘ “Plug and Play” – dedicated hardware and software DefSim lab environment

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ Used in 100+ institutions in 40+ countries Design Error Diagnosis Test Generators BIST Emulator Design Test Set Fault Table Test Set Optimizer Faulty Area Logic Simulator Defect Library Hazard Analysis Data Specifi- cation Multivalued Simulator Fault Simulator PC-Based Toolkit – Turbo Tester

8th European Workshop on Microelectronics Education – EWME‘ Used in 100+ institutions in 40+ countries Design Error Diagnosis Test Generators BIST Emulator Design Test Set Levels: Gate Macro RTL Fault Table Test Set Optimizer Methods: BILBO CSTP Hybrid Faulty Area Circuits: Combinational Sequential Logic Simulator Formats: EDIF AGM Defect Library Hazard Analysis Data Specifi- cation Algorithms: Deterministic Random Genetic Multivalued Simulator Fault models: Stuck-at faults Physical defects Fault Simulator PC-Based Toolkit – Turbo Tester

8th European Workshop on Microelectronics Education – EWME‘ Freeware Freeware Downloadable via the Web Downloadable via the Web Windows, Linux, UNIX/Solaris Windows, Linux, UNIX/Solaris EDIF design interface EDIF design interface ATPGs, BIST, simulators, test compaction ATPGs, BIST, simulators, test compaction Provides homogeneous environment for research and training Provides homogeneous environment for research and training Turbo Tester: Basic Facts

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ BIST Analyzer: covered topics Test Pattern Generators (PRPG): − LFSR − Modular LFSR − Cellular Automata − GLFSR − Weighted TPG − etc. Combined Techniques (PRPG + Memory): − Reseeding − Multiple polynomial BIST − Hybrid BIST − Bit-Flipping BIST − Column matching BIST − etc. BIST Control Unit Circuit Under Test (CUT) Test Pattern Generator (PRPG) Output Response Analyzer (MISR) BIST Memory Typical BIST Architecture

8th European Workshop on Microelectronics Education – EWME‘ Embedded generators (PRPG) and their properties PRPG optimization methodologies and algorithms Combined BIST solutions (PRPG+memory) Fault detection and diagnosis in BIST BIST Analyzer: covered topics

8th European Workshop on Microelectronics Education – EWME‘ BIST Analyzer

8th European Workshop on Microelectronics Education – EWME‘ BIST Analyzer

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ Web Interface

8th European Workshop on Microelectronics Education – EWME‘ Different layers of the platform Web Tools PC Tools Hardware Tools

8th European Workshop on Microelectronics Education – EWME‘ E-Learning software on DFT

8th European Workshop on Microelectronics Education – EWME‘ Essential supplement to the university lectures Accessibility over Internet Visual content (“Living Pictures”) Comprehensive examples Better organization of teaching materials Based on free educational software Distance learning & computer aided teaching Easy to implement in other universities Constantly updated Benefits of e-learning software

8th European Workshop on Microelectronics Education – EWME‘ Test Generation Error Diagnosis Built-In Self-Test Design for Testability Test and Diagnostics RTL Design and Test Boundary Scan Applet on Basics of Test & Diagnostics Applet on RTL Design and Test Applet on Boundary Scan Standard Schematic & DD Editor Turbo Tester Group of Applets on Control Part Decomposition E-Learning Software Java Applets Turbo Tester Scenario 4 Design for Testability Scenario 3 Built-InSelf-Test Scenario 2 ErrorDiagnosis Scenario 1 TestGeneration Scenario 4 Design for Testability Scenario 3 Built-InSelf-Test Scenario 2 ErrorDiagnosis Scenario 1 TestGeneration Supporting Materials Learning Scenarios Web based tools for classroom, home and exams Tools for laboratory research

8th European Workshop on Microelectronics Education – EWME‘ E-Learning Software Logic level diagnostics System level test & DfT Software for classroom, home, labs and exams: Boundary Scan

8th European Workshop on Microelectronics Education – EWME‘ manual test pattern generation assisted by the applet generation of pseudo-random test vectors by LFSR fault simulation & study of fault table combinational fault diagnosis using fault tables sequential fault diagnosis by guided probing Applet on basics of test

8th European Workshop on Microelectronics Education – EWME‘ design of a data path and control path (microprogram) on RT level investigation of tradeoffs between speed of the system & HW cost RT-level simulation and validation gate-level deterministic test generation and functional testing fault simulation logic and circular BIST, functional BIST, etc. design for testability Applet on RT-level design and test

8th European Workshop on Microelectronics Education – EWME‘ Simulation of operation of TAP ControllerSimulation of operation of TAP Controller Illustration of work of BS registersIllustration of work of BS registers Insertion and diagnosis of interconnection faultsInsertion and diagnosis of interconnection faults Design/editing of BS structures using the BSDL languageDesign/editing of BS structures using the BSDL language Design/description of the target board using several chipsDesign/description of the target board using several chips Applet on Boundary Scan

8th European Workshop on Microelectronics Education – EWME‘ An applet targeted at binding all the applets and the Turbo Tester Supportedinterface formats are: AGMDWGVHDLGIFEDIF?PostScript? Design for Testability Applet on Basics of Test & Diagnostics Applet on RTL Design and Test Applet on Boundary Scan Standard Schematic & DD Editor AGM, DWG AGM, GIF AGM AGM,GIF Main functions of the applet are: gate-level schematic editor gate-level schematic editor SSBDD editor SSBDD editor schematic ↔ SSBDD on-the-fly schematic ↔ SSBDD on-the-fly converter converter different format reader/converter different format reader/converter Schematic and DD editor

8th European Workshop on Microelectronics Education – EWME‘ Design Specification Design Implementation Test Vector File Verification Results XTimport Tool ATPG Circuit Schematic Human Being Diagnostic Vectors Report File Prediag Tool Verification Tool Circuit Netlist Intermediate Diagnosis Vecmanager Tool Final Diagnosis Turbo Tester tools and formats Other Example of a lab work scenario

8th European Workshop on Microelectronics Education – EWME‘ Conclusions The main features of the platform: Research engine + training software Layered structure HW and SW components Remote access Distance learning and e-learning Computer-aided teaching Freeware

8th European Workshop on Microelectronics Education – EWME‘ Conclusions

8th European Workshop on Microelectronics Education – EWME‘ Our Tools on the Web The Turbo Tester home page The Turbo Tester web-server page DefSim home page Java applets home page