1 New method of video transfer and control functions for training in computer classroom and for audiovisual applications WP4: User Interface SCREENS –

Slides:



Advertisements
Similar presentations
INDIVIDUAL PROJECT BY R.KARTHIKMANOJ
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
(Systems Analysis INTerface Board)
INPUT-OUTPUT ORGANIZATION
Trackmate Nathan Beste, Justin Flair, Arzhang Badiozamani, Evan Graves ECE 189 A/B Spring 2013.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Intel Do-It-Yourself Challenge Intel Galileo and Edison Paul Guermonprez Intel Software.
Programmable Interval Timer
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
ARM development environment Modified Content Philips LPC2106 ARM chip ARM target board PSPad customised development environment Troubleshooting.
Microcomputer Systems 1
Jason CrayJoseph Mundackal Michael WarscoRyan Sherlock.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor Critical Design Review (CDR)
ECE 4220 Real Time Embedded Systems Final Project Presentation Spring 2014 University of Missouri Columbia By: Michael Brauch Temperature Data Logger.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Interface circuits I/O interface consists of the circuitry required to connect an I/O device to a computer bus. Side of the interface which connects to.
ASPPRATECH.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
INPUT-OUTPUT ORGANIZATION
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Camera Interfacing using ARM7
Cortex-M3 Debugging System
May 8, The EASY Way to Create I/O Devices John Hyde Intel Corporation intel.com.
Silicon Labs ToolStick Development Platform
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Oppenheimer Technologies Rick King Jonathan Creekmore.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Objectives How Microcontroller works
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
UART and UART Driver B. Ramamurthy.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Typical Microcontroller Purposes
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
MICROPROCESSOR AND MICRO CONTROLLER
S&IP Consortium Course Material Standard I/O and Core Peripherals Speaker: Tian-Sheuan Chang July, 2004.
RL78 Code & Dataflash.
SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Project Goals Our task was to take the proof of concept and make a production ready prototype with the following parameters Use low cost microprocessor.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Source Controller software Ianos Schmidt The University of Iowa.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Lecture 7: Overview Microprocessors / microcontrollers.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
Commands 3/1/ Boot PROM Fundamentals All Sun systems have resident boot PROM firmware Provides basic hardware testing and initialization prior.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
CEng3361/18 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2007 Recitation 01.
Real Time Systems Lab. rtlab.knu.ac.kr Progress Report Kim Jung Kil.
PC Mouse operated Electrical Load Control Using VB Application
Microcomputer Systems 1
ECE 3551 Microcomputer Systems 1
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Course Code 114 Introduction to Computer Science
Presentation transcript:

1 New method of video transfer and control functions for training in computer classroom and for audiovisual applications WP4: User Interface SCREENS – Tallin, 15 june 2006 EU CRAFT PROJECT

2 SCREENS – Tallin, 15 june 2006 Decisions Solution A * as originally described: ARM9 + Linux * several serial ports available * USB host port available * internal LCD controller Solution B: * BlackFin + uClinux * low cost versions have one serial port only * LCD may be driven with little glue logic * lower BOM * smaller physical size As agreed at the 3rd meeting in Braunschweig, march 16th 2006 (cfr. 3 rd meeting minutes, WP4 progress)

3 SCREENS – Tallin, 15 june 2006 BF533 CS x 4 User Interface block diagram FLASH 32 Mbit ABCDEFGHIJKLMNOP Abcdefghijklmnopq buzzer RS485 PLD SDRAM 64Mbit Memory bus LCD bias PLD matrix KBD TIMER Parallel Peripheral Interface External Memory Interface DISPLAY UART line 12 VDC in 5 VDC To LCD 3.3 VDC FET 3.3 VDC Vcore Expansion connector LEDs on keyboard

4 SCREENS – Tallin, 15 june 2006 BF533 Architectural details, 1 PLD matrix KBD TIMER Parallel Peripheral Interface LEDs on keyboard MATRIX KEYBOARD CONTROLLER Whenever a keypress is detected, the PLD automatically generates a PPI access to the processor Separate pins from the memory bus Programmable speed directly from processor scanning is zero-overhead Clock source: internal timer/counter of the processor 8-bit data: 5-bit column (single-bit), 3-bit row (encoded) 32 keys are scanned, hw provisions for key debounce 4 LEDs are controlled via programmable flags (ALL, GRP A, GRP B, DATAPROJECTOR) 8 4 ROWS COLUMNS 1 bit active at time ROWS COLUMNS

5 SCREENS – Tallin, 15 june 2006 Keyboard layout Updated keyboard layout and LED arrangement Cfr.: D1b: User Interface Specification, ver. 0.5 (05/05/2006)

6 SCREENS – Tallin, 15 june 2006 BF533 CS x 4 Architectural details, 2 FLASH 32 Mbit ABCDEFGHIJKLMNOP Abcdefghijklmnopq PLD SDRAM 64Mbit Memory bus LCD bias External Memory Interface DISPLAY MEMORY MAPPING Due to limited address range of processor chip select lines, a simple PLD is required to allow access to all memory-mapped resources. NOR FLASH: it contains bootloader and executable code in binary form SDRAM: code is executed from here, at 133 MHz LCD: 8-bit memory-mapped peripheral (two locations: control and data) boot process: bootloader initializes SDRAM controller and copies data from FLASH into SDRAM

7 SCREENS – Tallin, 15 june 2006 BF533 Architectural details, 3 buzzer RS485 UART line Expansion connector SERIAL PORT The processor has a single UART, dedicated to the RS-485 interface along with a direction pin. EXPANSION CONNECTOR It contains the SPI port, for future expansion.

8 SCREENS – Tallin, 15 june 2006 SCREENS SW Emulator Windows-based software emulator of actions on User Interface, based on the D1b: User Interface Specification, ver. 0.3 (11/01/2006) D1b: User Interface Specification, ver. 0.5 (05/05/2006)

9 SCREENS – Tallin, 15 june 2006 uClinux on Blackfin, 1 Recent trend: convergence of media processors and embedded operating systems Blackfin is a mixed architecture (DSP with RISC- and microcontroller-like extensions): MicroSignal Architecture (MSA) developed by Analog Devices and Intel uClinux is an operating system that is derived from the Linux kernel * intended for microcontrollers without Memory Management Units (MMU’s) * available on many processor architectures, including the Blackfin processor Official repository, supported by Analog Devices

10 SCREENS – Tallin, 15 june 2006 uClinux on Blackfin, 2 Differences between Linux and uClinux 1. No real memory protection (a faulty process can bring the complete system down) 2. No fork system call 3. Only simple memory allocation 4. Some other minor differences Which is the advantage for SCREENS in using uClinux on Blackfin? * Low processor cost * Native Unicode handling * Availability of a file system * Easy retargetting on other platforms

11 SCREENS – Tallin, 15 june 2006 Software development, 1 STEP 1 two applications on PC GUI (TCP socket client) core application (TCP socket server) screens_emulator.exe TCP socket server TCP socket client keystrokes LCD bitmap Configuration files

12 SCREENS – Tallin, 15 june 2006 Software development, 2 STEP 2 one applications on PC GUI (TCP socket client) One application running on STAMP (BF533 board) core application (TCP socket server) with configuration files Communication thru LAN screens_ctrl TCP socket server TCP socket client keystrokes LCD bitmap Configuration files GUI on host

13 SCREENS – Tallin, 15 june 2006 Software development, 3 STEP 3 Applications running on target board core application with configuration files keyboard management RS-485 protocol LCD driver character generation  All look-and-feel issues are solved BEFORE implementation on target (consortium agreement on current version is required before proceeding with implementation on target)  the main application, based on configuration files, is already developed and debugged BEFORE implementation on target  The activites which must be scheduled on physical hardware are: Keyboard management, with debounce logicRequires User Interface board RS485 protocol - validation phase of development Requires Video Switch unit(s) LCD driverRequires User Interface board

14 SCREENS – Tallin, 15 june 2006 HW development Status -HW specifications: completed -Components selection: completed -Schematics: completed. -PCB Layout: ready to start -PCB specs: -4 layers, FR4, Dielectric constant Er Gold or Silver finish -> RoHs and planarity -different solutions could be proposed by electro-Hill -6 mils minimum trace -6 mils clearance. -minimum via – DIA 0.5mm hole 0.3mm. -All vias filled with solder resist.

15 SCREENS – Tallin, 15 june 2006 HW development Next step -Agreement on schematics -Agreement on Bill of material -Start PCB Layout. -Prototypes (PCB, components procurement and assembly) fabrication: -by electro hill -to reduce final project cost -Production tuning now and not at the end of the PRJ -Only one step for production. -NRE only one time -CRR receive 2 assembled prototypes. -Start of debug and test

16 SCREENS – Tallin, 15 june 2006 Status SW Emulator: completed (except bugfixes), waiting for consortium agreeement Schematics: completed Layout: starts now (once approved) Software: in progress Bet version of firmware will be available 1 man-month after receiving a prototype

17 SCREENS – Tallin, 15 june 2006 THANK YOU