Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.

Slides:



Advertisements
Similar presentations
Abteilung Festkörperphysik Solid State Physics University of Ulm Abteilung Festkörperphysik Solid State Physics University of Ulm Note that 1µm =
Advertisements

Modulation of conductive property in VO 2 nano-wires through an air gap-mediated electric field Tsubasa Sasaki (Tanaka-lab) 2013/10/30.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
USP UPENN LSI Fabrication of Silicon Probes for Biosensors Dr. Marcelo Bariatto A. Fontes (Post-Doc) LSI / USP Dr. Rogério Furlan LSI / USP Dr. Jorge J.
Metallic Nanoneedles Arrays for “Lift-Out” TEM Sample Preparation Romaneh Jalilian, Brian Miller, David Mudd, Neil Torrez, Jose Rivera, and Mehdi M. Yazdanpanah.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Nanodevices and nanostructures: quantum wires and quantum dots ECE 423 Final Project Wan-Ching Hung Dec 12,2006.
SYNTHESIS OF COPPER NANOWIRES WITH NANO- TWIN SUBSTRUCTURES 1 Joon-Bok Lee 2 Dr. Bongyoung I. Yoo 2 Dr. Nosang V. Myung 1 Department of Chemical Engineering,
In-situ and Ex-situ Ohmic Contacts To Heavily Doped p-InGaAs TLM Fabrication by photolithography and liftoff Ir dry etched in SF 6 /Ar with Ni as etch.
1 InGaAs/InP DHBTs in a planarized, etch-back technology for base contacts Vibhor Jain, Evan Lobisser, Ashish Baraskar, Brian J Thibeault, Mark Rodwell.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Spring 2007EE130 Lecture 42, Slide 1 Lecture #42 OUTLINE IC technology MOSFET fabrication process CMOS latch-up Reading: Chapter 4 Die photo of Intel Penryn.
Phase Transistions in Ni-Si System With Ti Diffusion Boundary Layer Andrew Smith Advisor: Prof. Kvam University of Purdue, REU Summer Program.
Low Temperature Processing of Dielectric Thin Films Chris Bratten Advisors Prof. E. Slamovich Prof. H. Hillhouse Chris Bratten Advisors Prof. E. Slamovich.
1 Reunion SOS nanotube12 13 octobre 2011 H. Okuno, J. Dijon, E. De Vito, E. Quesnel CEA Grenoble Liten-DTNM SOS nanotubes octobre 2011.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
BJT Processing 1. Implantation of the buried n + layer 2. Growth of the epitaxial layer 3. p + isolation diffusion 4. Base p-type diffusion 5. Emitter.
In situ TEM Study of Ni-InGaAs Solid-State Reactions Renjie Chen.
Electric Current and Electrical Energy
Ch  The opposition to the motion of charge in a conductor.  For most metals, resistance is constant over a wide range of applied potential differences.
National Science Foundation Goal: Development of new catalysts, anode and cathode materials is critical for advancing fuel cell technology. An alternative.
Furnaces and Wet bench area Savitha P. Wet bench Currently has two wet benches – one exclusively for CMOS processes Two hours slots TMAH and KOH etching.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Preparation of Mock tile MCPs Anil Mane, Qing Peng, Jeffrey Elam Argonne National Laboratory.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
High Temperature Oxidation of TiAlN Thin Films for Memory Devices
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
Weekly Group Meeting Report
Ultrathin InAs-Channel MOSFETs on Si Substrates Cheng-Ying Huang 1, Xinyu Bao 2, Zhiyuan Ye 2, Sanghoon Lee 1, Hanwei Chiang 1, Haoran Li 1, Varistha Chobpattana.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
LPICM slides for WP3 Wanghua Chen and Pere Roca i Cabarrocas
Status of ALD MCP Program at Argonne within last Six Months Qing Peng, Anil Mane, Joe Libera, Jeffrey Elam Energy Systems Division.
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
FULTEC / RPI GaN MESFET Process Flow
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
Two-Dimensional Patterning of Nanoparticle Thin Films from in situ Microreactors Jonathan Dwyer Arizona Space Grant Symposium April 18,
Chemical Effects of Electric Current Electroplating.
1 ADC 2003 Nano Ni dot Effect on the structure of tetrahedral amorphous carbon films Churl Seung Lee, Tae Young Kim, Kwang-Ryeol Lee, Ki Hyun Yoon* Future.
Tunable Passive Devices Keith Tang Supervisor: Sorin Voinigescu.
Weekly Group Meeting Report Renjie Chen Supervisor: Shadi A. Dayeh.
Origin of unusual Ag diffusion profiles in CdTe 1 J. Lehnert, M. Deicher, K. Johnston, Th. Wichert, H. Wolf Experimentalphysik, Universität des Saarlandes,
Weekly Report Renjie Chen. /6 Summary After Wednesday group meeting, I was trying to finish the last step EBL writing of Fin structure and do ICP dry.
Side ViewTop View Beginning from a silicon wafer.
Resistance – Starter #2 Most wires are cylindrical in shape with a radius r and a length L. How would you calculate the cross sectional area (A) of the.
Magnetic Nanofluidics ME342 Design Project Update 2 Abhishek Dhanda Kwan-Kyu Park Michael Pihulic Katherine Tsai July 13, 2006.
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
Weekly Group Meeting Report
Basic Planar Processes
Simplified process flow for bonding interface characterization
Etching Processes for Microsystems Fabrication
OUTLINE 1. Electrical simulation of VCSELs : standard structures
APDs with ultra-thin avalanche region for sensitive X-ray detection
Fabrication Steps of Detectors
Weekly Group Meeting Report
Chapter 1 & Chapter 3.
Weekly Report Renjie Chen.
Prof. Jang-Ung Park (박장웅)
Summary of Samples Photolithography Samples: EBL Samples:
Date of download: 1/2/2018 Copyright © ASME. All rights reserved.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Electrical Stopping Power Electrical Resistance
Measuring Current.
Resistance.
Resistance.
Progress of DLC Resistive Electrode
Films Refinement-Technical details
Presentation transcript:

Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh

Summary For InGaAs samples: -- The time dependent annealing tests have been finished at all three temperatures (250’C, 275’C and 300’C). The diffusion length measurements are still in process -- Two batch of Ni-InGaAs devices have been finished to test the contact resistance. For neural probe samples: -- The Si on a new batch of 6 samples have been thinned down with Atsunori and YunGoo’s help, thanks a lot for help. -- I received the samples on Monday, and the dots layer writing and metal deposition have been finished. 2

Time-sequential Diffusion Test 3 Anneal TempFin WidthTime Sequence 250’C 30nm, 40nm, 50nm, 60nm, 70nm, 80nm, 90nm,100nm, 150nm, 200nm, 300nm, 500nm 5min, 10min, 20min, 40min, 60min, 90min, 120min 275’C 3min, 6min, 12min, 20min, 30min, 40min 300’C 2min, 4min, 6min, 8min, 10min, 15min

250’C Test 4 Fin [110] 10 min20 min40 min 60 min90 min120 min

250’C Test 5 Fin [100] 10 min20 min40 min 60 min90 min120 min

275’C Test 6 Fin [110] 3 min6 min12 min 20 min30 min40 min

275’C Test 7 Fin [100] 3 min6 min12 min 20 min30 min40 min

300’C Test 8 Fin [110] 2 min4 min6 min 8 min10 min15 min

300’C Test 9 Fin [100] 2 min4 min6 min 8 min10 min15 min

Ni-InGaAs Contact Resistance Test 10 1 st batch of samples: Before electrode writing After electrode writing

11 2 st batch of samples: Non-annealed Annealed ~ 10 6 Ohm~ 10 8 Ohm

Plan 1.Continue on the Ni-InGaAs diffusion length measurement. 2.Start testing the TEM sample process -- Transfer of InGaAs Fins on copper TEM grids 3.Prepare new set of neural probe samples according to the feedback of pillar etching 12