Test TWG - 2008 Spring Workshop - Koenigswinter, Germany Test TWG Spring ITRS Workshop Attendees: Mike Rodgers Prasad Mantri Roger Barth Wataru Uchida.

Slides:



Advertisements
Similar presentations
Design Technical Working Group 4 April Work In Progress – Not for Publication Design Technical Working Group Spring Meeting 2003 uUS oAndrew Kahng,
Advertisements

1 Feb19, 2003 ITRS 2003, Sunnyvale, Ca ITRS Conference April 3-4, 2003 Amsterdam, Netherlands ITRS 2003 Yield Enhancement TWG Attendees: Mike Retersdorf.
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
Key Trends High frequency serial interface data rate is scaling significantly faster than tester capability to test them High frequency (analog and digital)
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
ITRS Test TWG Don Edenfeld April 20 th, 2004 Spring Workshop - Stressa, Italy.
ITRS Spring Conference 2007 Annecy France International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal Technologies.
ITRS 2010 Test and Test Equipment – San Francisco, USA Test and Test Equipment July 2010 San Francisco, USA Roger Barth - Micron ITRS Test TWG.
ITRS Design ITWG ITRS Design + System Drivers July 9-10, 2012 Design ITWG Masaru Kakimoto (Japan) Juan-Antonio Carballo (USA) Gary Smith (USA) David.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference The 2004 ITRS Assembly and Packaging Roadmap Joe Adam TWG Co-Chair.
1 DRAFT - NOT FOR PUBLICATION April 5-7, 2006, Maastricht ITRS - YE ITWG Meeting in Maastricht April 6-7, 2006 Lothar Pfitzner, ,
July 13, 2010ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
Test and Test Equipment July 2011 San Francisco, California Dave Armstrong ITRS 2011 Test and Test Equipment – San Francisco, CA.
Design and System Drivers Worldwide Design ITWG: T
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
1 San Francisco - July Yield Enhancement - International Technical Working Group ITRS Conference San Francisco - July 2008 Lothar Pfitzner, Fraunhofer-IISB,
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
ITRS Design + System Drivers July, 2010 Design ITWG Juan-Antonio Carballo Tamotsu Hiwatashi William Joyner Andrew Kahng Noel Menezes Shireesh Verma.
Test and Test Equipment December 2010 Makuhari Meese, Japan
Work in progress – do not publish RF&A/MS 1-page update Analog - carrier Frequency bands LF Analog (0-0.4GHz)RF (0.4-30GHz)mm-wave (30-300GHz)THz (>300GHz)
Assembly and Packaging TWG
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 International Technology Roadmap for Semiconductors Assembly and Packaging 2006.
July 14, 2010 San Francisco, California Marriott Hotel Assembly and Packaging.
Packaging.
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Test and Test Equipment July 2012 San Francisco, USA Roger Barth.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco Confidential 1 Bill Eklow October 26, D Test Issues.
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key actions / messages: 1.Software, system level design productivity critical.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
A8 MIPS vs A8 Clock Sweep Simulation May A8 MIPS vs A8 clk sweep (L2 hit ratio of ~ 85%) L1 inst miss ratio = L1 load miss ratio = L1.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
ELECTRICAL. Circuits Outline Power Hub Microcontroller Sensor Inputs Motor Driver.
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.
Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 121 Design for Testability Theory and Practice Lecture 12: System Diagnosis n Definition n Functional.
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.
“An Effective Diagnosis Method to Support Yield Improvement” Authors List: Camelia Eindhoven Univ. of Technology Camelia Eindhoven Univ.
EMC Technology Roadmapping: A Long-Term Strategy Marcel van Doorn Philips Applied Technologies EM&C Competence Center Eindhoven, The Netherlands, March.
Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation.
Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Lecture 1: Introduction Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering.
Overview of Total Quality Tools
Advancing Requirements-Based Testing Models to Reduce Software Defects Craig Hale, Process Improvement Manager and Presenter Mara Brunner, B&M Lead Mike.
TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.
We buy good boards! (Improve yield from design to production) Christophe LOTZ ASTER Technologies IEEE 8 th International.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
Supply Chain Metrics That Matter A Closer Look at J&J September 24, 2015.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Motivation and Introduction.
Hsinchu, Taiwan December 6, International Technology Roadmap for Semiconductors (ITRS 2000) Assembly & Packaging International Technical Working.
Test and Test Equipment Joshua Lottich CMPE /23/05.
Page 1 LXMG , LXMG LXMG , LXMG PanelMatch™, StayLit™ Dual Lamp CCFL Inverter Modules Training.
Future Test Solution Korea Test Conference September 1, 2015 James J
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ Design TWG Update 2000 System on Chip, Design Productivity, Low Power, Deep Submicron Design.
Chapter 2. High-speed properties of logic gates.
VLSI Testing Lecture 14: System Diagnosis
Will structural test finally wipe out the need for functional test?
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Assembly Language for Intel-Based Computers, 5th Edition
COUPING WITH THE INTERCONNECT
VLSI Testing Lecture 15: System Diagnosis
Testing for Faults, Looking for Defects
Details and Assumptions for Technology Requirements
Lecture 26 Logic BIST Architectures
Presentation transcript:

Test TWG Spring Workshop - Koenigswinter, Germany Test TWG Spring ITRS Workshop Attendees: Mike Rodgers Prasad Mantri Roger Barth Wataru Uchida Shuichi Ito Peter Mumenthaler Rene Segers

Test TWG Spring Workshop - Koenigswinter, Germany Cross TWG Minor table updates planned for 2008 Focus on preparation for 2009 Assembly and Packaging –Yield, SiP, TSV, –GHz limit on high pin packages – re-examine model Interconnect –3D die structures Rules and considerations (Cost, power and performance) KGD issues Model for test Wireless –77GHz proximity detection for USA automotive –Test for MEMs Yield –S/N, impact of data compression, electrical signature vs visual defect (modeling), Statistical issues

Test TWG Spring Workshop - Koenigswinter, Germany Cross TWG - Design High reliability machines (medical) – design criteria differences Pins per package. –Ratio of PWR, GND and signal. # of Unique core supplies Consumer core model –# of I/O & their speed, # of cores (homogenous and non- homogenous, # of current sources, # of clocks, # of memories Design margin to spec criteria –Identification of most marginal circuits to test –Matching of design simulation to product actual DFT –Partitioning between design and test chapters –New design structures that drive new test concepts –Test modes i.e. Test power management vs operational power management –Test wrappers for cores, including legacy cores –Quality level – coverage – test vs. system operation –Compression, compression ratio and fault isolation