2006/7 ITRS Instructions and Templates for FEP TWG Inputs on 2007 Emerging Research Materials Requirements October 23, 2006 Michael Garner – Intel

Slides:



Advertisements
Similar presentations
ECE 353 Introduction to Microprocessor Systems
Advertisements

18 July 2001 Work In Progress – Not for Publication 2001 ITRS Front End Process July 18, 2001 San Francisco, CA.
April 26-27, 2001 Ed Hall Work in Progress – Not for Publication Modeling and Simulation TWG Attendees Wim ShoenmakerEurope Gilles Le CarvalEurope Herve.
FEP ITRS Major Issues April Stresa, Italy ITRS FEP- Major Issues for 2004/5 Resolution of gate electrode CD control issue Doping & Thermal.
1 Feb19, 2003 ITRS 2003, Sunnyvale, Ca ITRS Conference April 3-4, 2003 Amsterdam, Netherlands ITRS 2003 Yield Enhancement TWG Attendees: Mike Retersdorf.
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
IRC Roll-Out/Plenary 4/4 Technology Node identified by xx90 –Minimum Half-Pitch of Metal 1 of either DRAM or Logic –Logic node presently being represented.
November 29, 2001 Santa Clara , CA
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
ITRS 2001 ESH Thrust. ESH 2001 Objective Maintain a balance between: 1)Solutions to ESH requirements driven by external elements such as regulations and.
Litho ITRS Update Lithography iTWG July 2010.
Metrology Roadmap ERD and ERM Update - Stresa EuropeUlrich Mantz (Infineon) Dick Verkleij (Philips) Mauro Vasconi (ST) JapanYuichiro Yamazaki (Toshiba)
Slide ITRS Spring Meeting Sponsored by Infineon Technologies Philips Semiconductors STMicroelectronics.
The International Technology Roadmap for Semiconductors
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
4 December 2002, ITRS 2002 Update Conference Interconnect Working Group ITRS December 2002 Tokyo.
1 DRAFT - NOT FOR PUBLICATION April 5-7, 2006, Maastricht ITRS - YE ITWG Meeting in Maastricht April 6-7, 2006 Lothar Pfitzner, ,
Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
Front End Processes ITRS 2012 Summer Public Conference 12 July 2012
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 December 2005 – ITRS Public Conference 2005 ITRS Public Conference Emerging Research Materials Seoul,
ITRS Metrology Roadmap 2010 EuropeAdrian Kiermasz (Metryx) Carlos Beitia (CEA LETI MINATEC) Philippe Maillot (ST) Delphine Le Cunff (ST) JapanYuichiro.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 International Technology Roadmap for Semiconductors Assembly and Packaging 2006.
ITRS Winter Conference 2008 Seoul, Korea 1 Work in Progress: Not for Distribution 2008 ITRS Emerging Research Materials [ERM] December 9, 2008 Michael.
Metrology Roadmap 2008.
Process Gas Chromatography Siemens Process Chromatographs CPAC-NeSSI Report.pptSlide 1; November 8, 2007 Criteria for Design and Specification Discussion.
Packaging.
by Alexander Glavtchev
Work in Progress – Do not Publish - FEP ITRS Winter Public Conference 2012, Taiwan 1 Front End Processes ITRS 2012 Winter Public Conference.
Conclusions Future work Methods Background Introduction Lily Stanley, Juan Du, and Xuan Gao Department of Physics, Case Western Reserve University Nanowire.
October 25, 2006Internet Librarian The Mobile Computing Project: an LSTA Technology Mini- Grant Supported Initiative Bradley D. Faust Assist. Dean.
Silicon-Organic hybrid Fabrication platform for Integrated circuits Kick-off Meeting 01/08/2010 Partner Presentations - UKA.
Wafer Level Packaging: A Foundry Perspective
Nanofabrication Breakout Session Results. Vision Elements Ability to fabricate, by directed or self assembly methods, functional structures or devices.
CMOS Compatible Integrated Dielectric Optical Waveguide Coupler and Fabrication Jeong-Min Lee High-Speed.
TLE IV By:Gian Angelo P. Calinsag. Components of Electronics RESISTOR RESISTOR CAPACITOR CAPACITOR TRANSISTOR TRANSISTOR DIODE DIODE INTEGRATED CIRCUIT.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ SEMICONDUCTOR SUPPLIERS Goal: Fabricate and perform electrical tests on various interconnected networks of.
Si and Ge NW FETs, NiSi-Si-NiSI conductor hetero-structures and manufacturing steps Csaba Andras Moritz Associate Professor University of Massachusetts,
14 October 2004AME 470 – Team Unum PDR #10 – 11 November 2004 Subsystem Integration Tim Culbertson Team UNUM.
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
Nano electro mechanical systems (nems)
ITRS Spring Conference 2009 Brussels, Belgium 1 Work in Progress: Not for Distribution 2009 ITRS Emerging Research Materials [ERM] REVISED 3/20 March 18-20,
NanotechnologyNanoscience Modeling and Simulation Develop models of nanomaterials processing and predict bulk properties of materials that contain nanomaterials.
International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,
ITRS Winter Conference 2008 Seoul, Korea 1 Work in Progress: Not for Distribution 2008 ITRS Emerging Research Materials [ERM] December 6-9, 2008 Michael.
Product Development Chapter 6. Definitions needed: Verification: The process of evaluating compliance to regulations, standards, or specifications.
Heterogeneous Technology Alliance Template HTA General Assembly November 12 – 13, 2013.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
75 YEARS FROM HARM TO HOME. Agree on a list of priority technologies to introduce, adapt or develop for crisis settings Draft a work plan for accomplishing.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
ITRS Spring Conference 2009 Brussels, Belgium 1 Work in Progress: Not for Distribution 2009 ITRS Emerging Research Materials [ERM] March 18-20, 2009 Michael.
Nanoscale Science and Engineering. Nanoscale Science and Engineering embodies fundamental research and technology development of materials, structures,
ITER- TBM Planning and Costing Activity DCLL TBM Mechanical Design ( ) & TBM-Port Interface ( ) Presented by Mo Dagher December
From Nanoscience to Nanomanufacturing STM manipulation of atoms 1989 AFM 1986 AFM manipulation of a SWNT 1999 Source: IBM Molecular logic gate 2002 Manipulation.
Sandia NINE: Intel Expectations C. Michael Garner Technology Strategy.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Basic Planar Processes
Integrated Circuits.
Annotated Bibliography
Technology advancement in computer architecture
Top-down and Bottom-up Processes
ECEG-3202 Computer Architecture and Organization
ECEG-3202 Computer Architecture and Organization
Details and Assumptions for Technology Requirements
Network Informational Interviewing
Presentation transcript:

2006/7 ITRS Instructions and Templates for FEP TWG Inputs on 2007 Emerging Research Materials Requirements October 23, 2006 Michael Garner – Intel Daniel Herr – SRC

Possible Organization of the Chapter [60 lines or 1-1½ pages] Description of technologies covered (1/2 page/20 lines) Relationship to applications such as device, circuit, interconnect, package, lithography applications or integration needs (2 sentences/ 8 lines) Maturity of technologies in terms of devices, circuits, interconnects, or packages conceived and measured (3 sentences/10 lines) Challenges for the technologies including sensitivity to operating conditions such as temperature, electric field, mechanical stress (in the case of EHS the manufacturing and integration challenges – both short term and long term) – (3 sentences/10lines)) List of at least 3 key publications for each major technology discussed (6 lines)

FEP TWG: Nanoparticle Requirements Materials and Techniques:Nanowire Device Nanotube Device Nanodot Device Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Macromolecule Requirements Materials and Techniques:Novel Material Cleaning Passivation Chemistry Nanotube or Nanowire Device Doping Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Metrology and Modeling Requirements Materials and Techniques:Application #1Application #2Application #3Application #4 Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Directed Self-Assembly Requirements Materials and Techniques:DSA for Litho extension DSA to assemble nanoparticles for devices DSA to assemble nanodot devices DSA for self aligned deposition of materials or passivation Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Dielectrics and Multiferroics Requirements Materials and Techniques:Device Applications Memory Elements Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Heterostructures and Interface Requirements Materials and Techniques:Device Applications Device Isolation Contact Formation Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Spin Materials Requirements Materials and Techniques:Device Applications Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

FEP TWG: Other Requirements Materials and Techniques:Application #1Application #2Application #3Application #4 Operating mechanism Material system Synthesis Critical Material Property Materials Challenges: Designed Property Control Interface Compatibility Fabrication Operation State-of-Technology(-/0/+) References

Requested FEP TWG Actions Summarize initial FEP related emerging research materials requirements on the attached templates. As these materials requirements are application driven, please define a set of research materials requirements for each application that warrants consideration. Draft a brief textual summary, i.e. one paragraph, as warranted. Forward your initial set of inputs to Dan Herr, at by Tuesday, November 28, Your inputs will serve as the basis for follow-up ERM discussions at the December 4 th ITRS meeting in Taiwan.

Thank You For Your Assistance