Modified OSI Architecture for Low-Power Wireless Networks

Slides:



Advertisements
Similar presentations
Envelope Detector Conventional DSB-AM signals are easily demodulated by an envelope detector It consists of a diode and an RC circuit, which is a simple.
Advertisements

Transmission Power Control in Wireless Sensor Networks CS577 Project by Andrew Keating 1.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
Principles & Applications Communications Receivers
FREQUENCY SHIFT KEYING
Computer Communication & Networks Lecture # 06 Physical Layer: Analog Transmission Nadeem Majeed Choudhary
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Hierarchy of I/O Control Devices
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
1 Helsinki University of Technology,Communications Laboratory, Timo O. Korhonen Data Communication, Lecture5 Some Analog Systems.
Wireless MODEM for 950 MHz Digital Communication
Spectrum analyser basics Spectrum analyser basics 1.
Lecture 7 AM and FM Signal Demodulation
Integrated  -Wireless Communication Platform Jason Hill.
Integrated Circuits Design for Applications in Communications Dr. Charles Surya Department of Electronic and Information Engineering DE636  6220
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Phase Locked Loop Design Matt Knoll Engineering 315.
C H A P T E R 4 AMPLITUDE MODULATIONS AND DEMODULATIONS
COMMUNICATION SYSTEM EECB353 Chapter 2 Part IV AMPLITUDE MODULATION Dept of Electrical Engineering Universiti Tenaga Nasional.
RF Wakeup Sensor – On-Demand Wakeup for Zero Idle Listening and Zero Sleep Delay.
Embedded Systems Design
For more notes and topics visit: eITnotes.com.
Technician License Course Chapter 3 Lesson Plan Module 7 – Types of Radio Circuits.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
W IRELESS E NERGY M ETER R EADING S YSTEM Prepared by:  Shah Jaiy S.( )  Kuril Atul A.( )  Vadadoriya Vidhyut M. ( )
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
EE 350 / ECE 490 ANALOG COMMUNICATION SYSTEMS 2/23/2010 R. Munden - Fairfield University 1.
Galaxy H/W Training - GPRS RF Part ASUS RD Division IA Department HW-2 Group Alan Lin 2006/01/23.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Technician License Course Chapter 5 Operating Station Equipment Lesson Plan Module 11: Transmitters, Receivers and Transceivers.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.
DESIGN & IMPLEMENTATION OF SMALL SCALE WIRELESS SENSOR NETWORK
Network Coding Testbed Jeremy Bergan, Ben Green, Alex Lee.
DSB-SC AM Tx signal  AM Tx signal spectrum
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Computer Communication & Networks Lecture # 05 Physical Layer: Signals & Digital Transmission Nadeem Majeed Choudhary
Direct Digital Synthesizer
ECE 4710: Lecture #17 1 Transmitters  Communication Tx  generate modulated signal s(t) at the carrier frequency f c from the modulating information signal.
Complementary Code Keying with PIC based microcontrollers for The Wireless Radio Communications.
Autonomous Helicopter James LydenEE 496Harris Okazaki.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Modified OSI Architecture for Low-Power Wireless Networks Jay Bruso Mike Matranga.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
1 ELE5 COMMUNICATIONS SYSTEMS REVISION NOTES. 2 Generalised System.
Versatile Low Power Media Access for Wireless Sensor Networks Sarat Chandra Subramaniam.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
Student: Vikas Agarwal Guide: Prof H S Jamadagni
IT3002 Computer Architecture
RADIO RECEIVERS.
Low Power Management for CC2430 Jinho Son Real-Time System Lab.
By. Jadhav Avinash J Roll no - 2K13E11. Reference: Hewlett Packard Agilent Technology Wikipedia GwINSTEK.
Radio Equipment. Review: On the Transmitter Side The purpose of radio communications is to transfer information from one point to another. The information.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Electronic Devices and Circuit Theory
Application Case Study Christmas Lights Controller
AT91 Power Management This training module describes the Power Management options provided by the AT91 family of microcontrollers. These options address.
Demodulation/ Detection Chapter 4
Principios de Comunicaciones EL4005
Chapter 13 Linear-Digital ICs
A Wireless Sensor Node SoC with a Profiled Power Management Unit for IR Controllable Digital Consumer Devices Dong-Sun Kim, Member, IEEE, Byung-Soo Kim,
Chapter 4 Bandpass Circuits Limiters
MODEM REGISTER VERIFICATION
TLK10xxx High Speed SerDes Overview
Case Study Low-Power Wireless Networks
8.5 Modulation of Signals basic idea and goals
Technician License Course Chapter 3
Presentation transcript:

Modified OSI Architecture for Low-Power Wireless Networks Jay Bruso Mike Matranga

Agenda Review Thesis Physical Layer Fundamentals Modulation / Demodulation Front-end circuitry PLL Data Link Layer Fundamentals Methods of data processing Proposed solution Project objectives

Thesis Proposal Applying standard OSI model to WSNs results in poor energy utilization Physical Layer lacks knowledge of data being sent across the channel Packet Format, Length, Data Type, etc. Data Link Layer forced to do work that could be done in Physical Layer Cost of performing work in Data Link Layer will be more expensive than equivalent function in Physical Layer For energy optimization Physical Layer needs to be smarter

Transceiver Block Diagram

Modulation to the CC2400 Frequency Shift Keying The CC2400 uses FSK/GFSK

Receiver Front End Review Part 1 MIXER RF AMP RF IN RF IN * A IF OUT LO IN RF amplifier: amplifies a weak RF signal coming out of the antenna. Mixer: together with the local oscillator downconverts the RF signal to the IF frequency band.

Receiver Front End Review Part 2 Power Divider Frequency Synthesizer Control Logic To Mixers N, R from TXCR Control Logic SPI from Microcontroller 90 CLK to Microcontroller Reference Clock Frequency Synthesizer is a PLL

Phase Locked Loop N and R are programmed by the microcontroller, and stored into registers in the transceiver.

Receiver Front End Review Part 3 Filter AGC ADC RSSI CLK Bandpass Filter: Removes out of band signals Automatic Gain Control (AGC): Adjusts the IF amplifier gain according to the signal level (to keep the average signal amplitude almost constant) Analog to Digital Converter : Digitizes the analog signal

Demodulation V1 V2 PLL Tracking Voltage FSK Signal In 1 This data is digitally filtered & buffered. Once the signal is recognized, the outputs CLK, SOM, RXDATA are sent to the Microcontroller

Typical WSN Block Diagram Controller configures XCVR for receive mode XCVR notifies controller with SOM signal Controller processes incoming data Controller disables XCVR when done

Methods of Data Processing Method 1, Polling for Bytes Controller continuously checks for new data received Checks if message is complete, and if so, powers off transceiver Most inefficient because CPU always running

Methods of Data Processing Method 2, Interrupt Driven Controller interrupted after every byte is received Checks if message is complete, and if so, powers off transceiver More inefficient than polling because CPU can go to sleep (enter low-power) mode in between receiving data

Methods of Data Processing Method 3, DMA Controller interrupted after a block of data is received More efficient than interrupt because CPU is woken up less often More difficult than interrupt because size of DMA transfer must be predetermined Difficult when receiving packets of unknown length Usually results in setting DMA transfer size small (5 bytes, etc)

Data Processing Comparison Method Response Time Power Consumption Polling High Interrupt Low DMA Med

Where is Power Wasted Finite amount of CPU time required to process and detect end of message Finite amount of time required for CPU to disable power to XCVR Wasted Power = (Tproc+Tpwroff)*Ireceive

What Can Be Done Provide physical layer with intelligence for detecting EOM condition Packet Format Message length encoding Offset into data stream where to find length Character frame encoding Provide register for escape character (0x80) Provide register for EOM character (0xFE) No Data Received Timer Automatically powers off if no message received within programmed time interval

Focus of Project Quantify how much power is really being wasted Design and implement a small WSN Measure power wasted Various protocols Various processing methods Various data rates MSP430 as controller ChipCon CC2400 as transceiver

Focus of Project (cont’d) Quantify how much power can be saved if physical layer were smarter Implement proposed solutions in small CPLD (XPLA3 … XCR3512XL) Repeat previous tests and measure power saved Various protocols Various processing methods Various data rates

Project Model Add DLL functionality into PL using CPLD Demonstrate improved performance Quantify energy savings Report results