Michael Lercel And the rest of the Litho TWG’s

Slides:



Advertisements
Similar presentations
2009 Litho ITRS Spring Meeting
Advertisements

2011 ITRS Revision Guidelines1 JAN – MARCH – ITRS TABLES DRAFTS PREPARED –ITWGs and CrossTWG Study Group meet each month with their teams to work Difficult.
Lithography ITWG Report
IRC Roll-Out/Plenary 4/4 Technology Node identified by xx90 –Minimum Half-Pitch of Metal 1 of either DRAM or Logic –Logic node presently being represented.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
Work in Progress --- Not for Publication PIDS Summary, Peter M. Zeitzoff US Chair ITWG Meeting Vaals, Netherlands April 6-7, 2005.
ITRS Winter Conference 2011 Incheon, Korea 1 Work in Progress: Not for Distribution 2012 ITRS Litho One Pager April 24, 2012 Mark Neisser – SEMATECH Mauro.
Litho ITRS Update Lithography iTWG July 2010.
2005 ITRS Work in Progress – Do Not Publish 1 International Technology Roadmap for Semiconductors 2005 ITRS/ORTC Product Model Proposals For Public 07/13/05.
(not for publication – work in progress) ITRS Summer Conference 2009 San Francisco 1 Front End Processes 2009 ITRS ITRS Public Conference July 15, 2009.
Slide ITRS Spring Meeting Sponsored by Infineon Technologies Philips Semiconductors STMicroelectronics.
2 December 2003 – ITRS Public Conference Tsinchu, Taiwan ITRS 2003 Front End Process ITRS Conference December 2, 2003 Hsinchu, Taiwan.
Winter ITRS Conference Lithography International Technical Working Group.
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
International Technology Roadmap for Semiconductors
Litho ITRS Update Lithography iTWG Dec 2010.
International Technology Roadmap for Semiconductors
ITRS 2000 Update - Taipei, Taiwan, 11/06/00
Front End Processes 2010 ITRS
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
International Technology Roadmap for Semiconductors
ITRS December 2003, Hsin-Chu Taiwan How Much Variability Can Designers Tolerate? Andrew B. Kahng ITRS Design ITWG December 1, 2003.
Metrology Roadmap 2000 Update EuropeAlec Reader (Philips) Wilfried Vandervorst (IMEC) Rudolf Laubmeier (Infineon) Rudolf Laubmeier (Infineon) JapanFumio.
Summer Public Conference ORTC 2010 Update Messages
International Technology Roadmap for Semiconductors
Work in Progress --- Not for Publication DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Interconnect Working Group ITRS 2004 Update.
Winter Public Conference ORTC 2010 Update
1 DRAFT - NOT FOR PUBLICATION April 5-7, 2006, Maastricht ITRS - YE ITWG Meeting in Maastricht April 6-7, 2006 Lothar Pfitzner, ,
FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 1 Front End Processes ITRS 2011 Public Conference 13 July.
July 12, 2012ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
February 2010 L. Wilson Update Preparations and Formats.
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
International Technology Roadmap for Semiconductors 2001
International Technology Roadmap for Semiconductors
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
2009 Litho ITRS Update Lithography iTWG July 2009.
Lithography iTWG 2009 Summary
ITRS 2001 Renewal - Work in Progress - Do Not Publish 1 [Per IRC Approved Proposals 3/27/01, Scenario 2.0/3.7] ITRS IRC/ITWG Meeting ORTC Proposal Review.
Overall Roadmap Technology Characteristics (ORTC) 2012
Slide 1 ITRS 2006 Update The First Twelve Slides: –Objective of 2006 Update ………………………………….Slide 2 –2006 ITRS Schedule …..…………………………………….Slide 3 –Group.
Litho ITRS Update Lithography iTWG December 2008.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 July updates to the Lithography chapter of the ITRS Lithography International Technology.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 International Technology Roadmap for Semiconductors Assembly and Packaging 2006.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
You will need some paper!
MULTIPLICATION EQUATIONS 1. SOLVE FOR X 3. WHAT EVER YOU DO TO ONE SIDE YOU HAVE TO DO TO THE OTHER 2. DIVIDE BY THE NUMBER IN FRONT OF THE VARIABLE.
Addition 1’s to 20.
Subtraction: Adding UP
Online  Trade shows  Magazines  Research (NASDAQ-GS: GSOL) Global Sources’ 2009Importer Survey.
Advanced Manufacturing Choices
Tutorial on Subwavelength Lithography DAC 99
Micromirror Lithography David Chen EECS 277. Overview What is Lithography? What are Micromirrors? Successful Research Future.
Vicki Bourget & Vinson Gee April 23, 2014
NANOMETER SCALE LITHOGRAPHY DANIEL BERNARD – BENJAMEN STROBELAPRIL 29, 2013 EE 4611 – STANLEY G. BURNS NANOMETER SCALE LITHOGRAPHY, ALSO KNOWN AS NANOLITHOGRAPHY,
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ORTC Table Update Technology Node, DRAM Chip Size, and Logic Chip Size Update, Based on the.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
TNO TPD TNO Science and Industry, 12 May Simulation of processing Influence of secondary electron statistics More Moore SP3WP6.4.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Lithography By: Ryan Levin.
Date of download: 9/20/2016 Copyright © 2016 SPIE. All rights reserved. Top view of the studied mask and the splitting strategy for the investigated LELE.
Lithography.
Two-layer ultra-high density x-ray optical memory (X-ROM)
Evanescent Wave Imaging Using Optical Lithography
BY SURAJ MENON S7,EEE,61.
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
by Yi Zhao CMPE640 ITRS presentation Fall 2005
Presentation transcript:

Michael Lercel And the rest of the Litho TWG’s 2006 Lithography Update Michael Lercel And the rest of the Litho TWG’s

Lithography ITWG key contributors for 2006 Japan Hanyu, Kameyama, Hayashi, Yamaguchi, Mori, Higashikawa Europe M. Vasconi, Y. Rody Korea H. Cho Taiwan B. Lin, Y.C. Ku USA Michael Lercel (chair), Gene Fuller (co-chair)

2006 Major Updates Updates to Potential Solutions Table Clarification on Immersion Lithography Options Double exposure 193nm Difficult Challenges Add items for double exposure Mask tables updated Added information for double exposure Color changes based on industry improvements Maskless litho table added Data volume and grid size requirements

Potential Solutions 2006 Update 45nm 193i/H2O 193i double patterning 193i with other fluids EUV, ML2 32nm: EUV 193i double patterning 193i with other fluids and lens materials ML2, Imprint 22/16nm No dramatic changes Change order of ML2, Imprint

193 nm Immersion Generations Water G2 fluid / HRI lens G3 fluid, HRI lens, resist (λ=193 nm)

2006 ITRS Lithography Requirements

Lithography Roadmap Roadmap Scaling Pitch Variability Variability

Double Patterning (DE/DE) Conventional Single Expose Double Exp/ Double Etch Double Patterning Challenges Resist / Process Overlay DFM: DE split CAD COO Expose #1 Hard Mask Etch Coat #2 Expose #2 Etch Hard Mask Etch Resist Variety of application dependent processes Hard Mask Under Layer Substrate From Andrew Grenville.

Double Patterning (DE/SE) Conventional Single Expose Double Exp/ Single Etch Double Patterning SE Challenges Resist / Materials Overlay DFM: DE split CAD COO (Litho only) Expose #1 Expose #2 Develop Etch Resist Latent Image Materials not yet available Under Layer Substrate

Double Patterning Requirements Marketing Real world overlay Real world CD control B B A A Mask table entries (for performance) Image placement for double patterning (~70% of single exposure value) Difference in CD mean-to-target for two masks used as a double patterning set Resist table entries (for yield) Defects in spin-coated resist films for double patterning (50% of single exposure value) Backside particle density for double patterning (50% of single exposure value)

Double Patterning Table Additions Optical Mask Requirements 2006 2007 2010 2013 DRAM HP (nm) 70 65 45 32 Image placement for double patterning 5.7 4.9 3.4 2.4 Difference in CD Mean-to-target for two masks as a double patterning set 2.8 2.6 1.8 1.3 Red for 2006-2007 indicates that general case for double exposure patterning is not possible in this timeframe. Certain double exposure cases require less tight overlay and mask image placement. .Issue will be addressed in 2007 update Resist Requirements 2006 2007 2010 2013 DRAM HP (nm) 70 65 45 32 Defects in spin-coated resist films for double patterning (#/cm2) 0.005 Backside particle density for double patterning (#/cm2) 0.285 0.14

Difficult Challenges – Double Exposure Double exposure / patterning Overlay of multiple exposures including mask image placement Availability of software to split the pattern apply optical proximity correction (OPC), and verify the quality of the split while preserving critical features and maintaining no more than two exposures for arbitrary designs Availability of high productivity scanner, track, and process to maintain low cost-of-ownership Photoresists with independent exposure of multiple passes Fab logistics and process control to enable low cycle time impact that include on-time availability of additional reticles and efficient scheduling of multiple exposure passes

Overlay Change from 35% to 20% of DRAM half-pitch in 2005 Decision to not make any further changes in 2006 Reflects increasing emphasis placed on overlay to achieve device scaling in both Flash/DRAM and logic Overlay red in 2008 (10nm) Mask tables updated to reflect current industry capability Now yellow for 10nm and red for 6nm mask image placement Image placement red for 2009 (single exposure)

Mask Tables Updates Resist Table Footnote Color changes only: based on improvements in the industry Achievable resolution, CD uniformity, image placement, flatness, linearity, and defect sizes Color added to MEEF tables Applied to EUVL, optical, and imprint tables Added lines for double exposure (mask image placement and mask critical dimension (CD) mean) Corrected data volume values for EUVL Resist Table Footnote Due to shot noise effects, the required sensitivity will increase with decreasing critical feature size. Sensitivity may increase beyond the table values for 22nm half-pitch and smaller dimensions. Issue will be revisited with a white paper study for the 2007 update

Summary Potential solutions updated to clarify “193nm extensions” to specifically reference non-water based immersion and double patterning 2006 Lithography update concentrated on adding requirements for double patterning New table entries added for optical mask requirements and resist requirements Difficult challenges section added No change to dramatic overlay tightening made in 2005 No substantial updates made to EUVL or nanoimprint tables