A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.

Slides:



Advertisements
Similar presentations
Force-Directed List Scheduling for DMFBs Kenneth ONeal, Dan Grissom, Philip Brisk Department of Computer Science and Engineering Bourns College of Engineering.
Advertisements

A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Architectural Improvement for Field Programmable Counter Array: Enabling Efficient Synthesis of Fast Compressor Trees on FPGA Alessandro Cevrero 1,2 Panagiotis.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
1 A Lithography-friendly Structured ASIC Design Approach By: Salman Goplani* Rajesh Garg # Sunil P Khatri # Mosong Cheng # * National Instruments, Austin,
Chapter 1 Computer System Overview Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design Principles,
Characteristics of Computer Memory
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.
VHDL Synthesis in FPGA By Zhonghai Shi February 24, 1998 School of EECS, Ohio University.
Characteristics Location Capacity Unit of transfer Access method Performance Physical type Physical characteristics Organisation.
Railway Foundation Electronic, Electrical and Processor Engineering.
Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU Mauricio Breternitz Jr, Herbert Hum, Sanjeev.
An Application-Specific Design Methodology for STbus Crossbar Generation Author: Srinivasan Murali, Giovanni De Micheli Proceedings of the DATE’05,pp ,2005.
A Scheduling and Routing Algorithm for DMFS Ring Layouts with Bus-phase Addressing Megha Gupta Srinivas Akella.
Characteristics of Computer Memory
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Yehdhih Ould Mohammed Moctar1 Nithin George2 Hadi Parandeh-Afshar2
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
Control Over WirelessHART Network S. Han, X. Zhu, Al Mok University of Texas at Austin M. Nixon, T. Blevins, D. Chen Emerson Process Management.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.
Channel Width Reduction Techniques for System-on-Chip Circuits in Field-Programmable Gate Arrays Marvin Tom University of British Columbia Department of.
PROGRAMMABLE LOGIC DEVICES (PLD)
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Lecture 15: Digital to Analog Converters Lecturers: Professor John Devlin Mr Robert Ross.
André Augustinus 17 June 2002 Technology Overview What is out there to fulfil our requirements? (with thanks to Tarek)
Path Scheduling on Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference San Francisco,
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
Lecture 10: Logic Emulation October 8, 2013 ECE 636 Reconfigurable Computing Lecture 13 Logic Emulation.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Lecture 13: Logic Emulation October 25, 2004 ECE 697F Reconfigurable Computing Lecture 13 Logic Emulation.
Johnathan Fiske, *Dan Grissom, Philip Brisk
Computer Architecture Lecture 32 Fasih ur Rehman.
Operating System Isfahan University of Technology Note: most of the slides used in this course are derived from those of the textbook (see slide 4)
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.
MROrder: Flexible Job Ordering Optimization for Online MapReduce Workloads School of Computer Engineering Nanyang Technological University 30 th Aug 2013.
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
Lecture 5: Threads process as a unit of scheduling and a unit of resource allocation processes vs. threads what to program with threads why use threads.
RICE UNIVERSITY DSPs for future wireless systems Sridhar Rajagopal.
Parallel Routing for FPGAs based on the operator formulation
Electronic Analog Computer Dr. Amin Danial Asham by.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
A High-Level Synthesis Flow for Custom Instruction Set Extensions for Application-Specific Processors Asia and South Pacific Design Automation Conference.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Power Analysis of Embedded Software : A Fast Step Towards Software Power Minimization 指導教授 : 陳少傑 教授 組員 : R 張馨怡 R 林秀萍.
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
教育卡(电子卡) 身份信息认证指导 (学生). 身份信息认证渠道 教育卡管理中心为学生提供了 “ 教育卡官方网站 ” 和 “ 教育人人通客户端 ” 两种认证渠道。 1 教育人人通客户端 2 ●● 您可以在教育卡网站的 “ 人人通客户端 ” 版块下载江苏教育人人通客户端。
POTENTIAL PLANNING METHOD FOR SUPPLYING ENERGY PLANT WITH RENEWABLE FUELS University of Eastern Finland Faculty of Science and Forestry Teijo Palander.
Jonas Johansson Summarizing presentation of Scheduler Activations – A different approach to parallelism.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Seth Pugsley, Jeffrey Jestes,
6. Structure of Computers
HeAP: Heterogeneous Analytical Placement for FPGAs
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Fault-Tolerant Architecture Design for Flow-Based Biochips
Michele Santoro: Further Improvements in Interconnect-Driven High-Level Synthesis of DFGs Using 2-Level Graph Isomorphism Michele.
Presentation transcript:

A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference Austin, TX, USA, June 4, 2013

2 Digital Microfluidic Biochips (DMFB) 101 Basic Microfluidic Operations A Digital Microfluidic Biochip Applications

3 Direct Addressing Cost Problem Problem: Direct-addressing wire-routing is expensive (m × n wires) n m Many PCB Layers Few PCB Layers DA: 100 pins Vs. PC: ≤ 28 pins Direct Addressing DMFBPin-Constrained DMFB

Direct-Addressing Synthesis Pin-Constrained Mapping/Reduction 4 I1 O I2 Pin-Constrained Flexibility Problem Application Specific! Problem: Pin-constrained devices are application specific ( < m × n wires)

5 Goal Statement Goal: 1) Inexpensive, 2) general-purpose DMFBs Why: Affordable/accessible to poor/remote communities Encourage new applications Few PCB Layers Generally Programmable Best of BOTH Worlds!

6 The Solution Solution: Field-programmable, pin-constrained (FPPC) DMFB Mapped for basic operations instead of specific assays Flexibility & reduced pin-count (PCB layers) DMFB Type DAFPPC Dimensions12w × 15h # Electrodes # Unique Pins18033

I1 M1 I2 Det1 7 FPPC DMFB Features Complete Synthesis List Scheduling onto discrete resources e.g. 4 mixers, 6 split/store/detect modules Other schedulers acceptable Simple, fast left-edge binding I1 [0,1) M1 [1,4) I2 [0,1) Det1 [4,9)

8 FPPC DMFB Features (cont’d) Complete Synthesis (cont’d) Sequential router (I/O  Module, Module  Module, Module  I/O) Horizontal/vertical routing channels 3-pins per channel Routing cycles (ms) << operation time-steps (s) No significant gains by parallel routing Well-defined module I/O See Paper/Poster Well-defined deadlock-resolution policies See Paper/Poster Vertical Routing Channels Horizontal Routing Channels Desired Motion 2-Phase Bus Phase Bus

9 FPPC DMFB Features (cont’d) Resizing without changing synthesis methods DMFB Elongation Module-Size Variation Allows user to buy off-the- shelf DMFB with enough resources to run their assay.

FPPC DMFB vs. Direct-Addressing DMFB [1] Direct-Addressing DMFB (DA) vs. Field-Programmable Pin-Constrained DMFB (FP) Benchmarks Array Dim. # Electrodes Used # Pins Routing Time (s) Operations Time (s) Total Time (s) DAFPDAFPDAFPDAFPDAFPDAFP PCR 15x1912x In-Vitro 1 15x1912x In-Vitro 2 15x1912x In-Vitro 3 15x1912x In-Vitro 4 15x1912x In-Vitro 5 15x1912x Protein Split 1 15x1912x Protein Split 2 15x1912x Protein Split 3 15x1912x Protein Split 4 15x1912x Protein Split 5 15x1912x Protein Split 6 15x2512x Protein Split 7 15x2512x Avg. Normalized Improvement: ( > 1 is improvement) Experimental Results Negative Impact on Routing Offset by Positive Impact on Operation Time Yields Neutral Effect on Overall Assay Time [1] D. Grissom and P. Brisk. Fast online synth. of generally prog. digital microfluidic biochips. CODES+ISSS 2012.

FPPC DMFB vs. Direct-Addressing DMFB Direct-Addressing DMFB (DA) vs. Field-Programmable Pin-Constrained DMFB (FP) Benchmarks Array Dim. # Electrodes Used # Pins Routing Time (s) Operations Time (s) Total Time (s) DAFPDAFPDAFPDAFPDAFPDAFP PCR 15x1912x In-Vitro 1 15x1912x In-Vitro 2 15x1912x In-Vitro 3 15x1912x In-Vitro 4 15x1912x In-Vitro 5 15x1912x Protein Split 1 15x1912x Protein Split 2 15x1912x Protein Split 3 15x1912x Protein Split 4 15x1912x Protein Split 5 15x1912x Protein Split 6 15x2512x Protein Split 7 15x2512x Avg. Normalized Improvement: ( > 1 is improvement) Experimental Results Neutral Effect Considered Positive Because of Electrode/Pin-Count Reduction

12 Pin-Constrained Comparison Multiplexed Immunoassay DMFB PCR Assay DMFB Protein Dilution Assay DMFB Multi-Functional DMFB Pin-usage for FPPC design on par with optimized PC DMFBs FPPC can perform general assays vs. optimized PC DMFB’s 3 specific assays Better schedulers could reduce size needed [2] T. Xu and K. Chakrabarty. Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips. DAC, [3] Y. Luo and K. Chakrabarty. Design of pin-constrained general-purpose digital microfluidic biochips. DAC, Pin Count Xu [2]Luo [3] 3727 Application-specific Pin-constrained Designs: Smallest FPPC to perform Immuo/PCR/Protein: Pin Count 37 12x18

New DMFB design Pin-constrained to OPERATIONS Pin-constrained design  Inexpensive Field-programmable  Execute general assay s Can buy an inexpensive, off-the-shelf device and run desired assay Design facilitates different DMFB and module sizes Best of both worlds Similar assay times and flexibility to recent direct- addressing DMFBs Similar pin-counts to recent pin-constrained designs 13 Conclusion

14 Thank You DMFB simulator and high-quality visualizations Open-source code and Windows binaries Includes a number of synthesis methods including source code for DAC 2013 Great for research implementations, teaching (project course work), high-quality graphics (for papers and presentations) and more…

15