1 Giant Magneto-Resistive Switches & Spin Torque Transfer Switches friendly critic analysis ERD "Beyond CMOS" Technology Maturity Evaluation Workshop San.

Slides:



Advertisements
Similar presentations
Un percorso realizzato da Mario Malizia
Advertisements

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Fill in missing numbers or operations
Ozone Level ppb (parts per billion)
Copyright © 2013 Elsevier Inc. All rights reserved.
Multiplication X 1 1 x 1 = 1 2 x 1 = 2 3 x 1 = 3 4 x 1 = 4 5 x 1 = 5 6 x 1 = 6 7 x 1 = 7 8 x 1 = 8 9 x 1 = 9 10 x 1 = x 1 = x 1 = 12 X 2 1.
Division ÷ 1 1 ÷ 1 = 1 2 ÷ 1 = 2 3 ÷ 1 = 3 4 ÷ 1 = 4 5 ÷ 1 = 5 6 ÷ 1 = 6 7 ÷ 1 = 7 8 ÷ 1 = 8 9 ÷ 1 = 9 10 ÷ 1 = ÷ 1 = ÷ 1 = 12 ÷ 2 2 ÷ 2 =
Seminarul National de Nanostiinta si Nanotehnologie
Spin Torque Transfer Technology
Collective Effects Kang L. Wang
IEEE-USA Workshop (27-29 April 2001) Electrical and Computer Engineering Examination The National Council of Examiners for Engineering and Surveying, Principles.
1 INTRODUCTION TO ELECTRICAL THEORY 2 What is Electricity? The controlled flow of electrons in an electrical circuit. A circuit must always be a complete.
1 1  1 =.
1  1 =.
Team 1 Team Guidelines Slide 1 – Numbers are hyperlinked to slides, you can edit the information on each slide – to include.
Fractions decimals & percentages
CS 140 Lecture 11 Sequential Networks: Timing and Retiming Professor CK Cheng CSE Dept. UC San Diego 1.
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
OHM’S LAW.
Look at This PowerPoint for help on you times tables
Chapter 4 Gates and Circuits.
Chapter 4 Gates and Circuits.
Chapter 3 Logic Gates.
CMOS Logic Circuits.
Topics Electrical properties of static combinational gates:
Power and Energy Basics
1 Computer Programming Boolean Logic Copyright © Texas Education Agency, 2013.
Digital Components Introduction Gate Characteristics Logic Families
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Chapter 4 Gates and Circuits.
DC Circuit – Practice Problems Problem 1 Problem 1 – Parallel bulbs, ceiling lamps and you. Problem 2 Problem 2 – The Current Issue of Powerful Computing?
Digital Techniques Fall 2007 André Deutz, Leiden University
Chapter 4 Gates and Circuits.
Least Common Multiple LCM 2 Methods
Making Landmark or Friendly Numbers (Multiplication)
Resonant Tunnelling Devices A survey on their progress.
Least Common Multiples and Greatest Common Factors
Subtraction: Adding UP
Number bonds to 10,
Beat the Computer Drill Divide 10s Becky Afghani, LBUSD Math Curriculum Office, 2004 Vertical Format.
Back to menu Electric Current and Circuits Review Basketball Review Questions.
ECE 424 – Introduction to VLSI
Guide to STM Amplifier Sensitivity. The pre-amp converts the tunnelling current to a voltage that is used by the feedback circuit. Pre-amp sensitivity.
Memory Storage in Near Space Environment Collin Jones University of Montana Department of Physics and Astronomy.
Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.
T.Stobiecki Katedra Elektroniki AGH Magnetic Tunnel Junction (MTJ) or Tunnel Magnetoresistance (TMR) or Junction Magneto- Resistance (JMR) 11 wykład
M.Czapkiewicz Department of Electronics, AGH University of Science and Technology, POLAND Calculations of interplay between anizotropy and coupling energy.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Magnetic sensors and logic gates Ling Zhou EE698A.
M -RAM (Magnetoresistive – Random Access Memory) Kraków, 7 XII 2004r.
Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 81 Today’s class Digital Logic.
Properties and Fabricating Technique of Tunneling Magnetoresistance Reporter : Kuo-Ming Wu Day : 2006/04/08.
Magnetic Data Storage. 5 nm Optimum Hard Disk Reading Head.
Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
Simple One and Two Input Logic Gates Truth Tables and Function Tables Based Upon 0 – 5 V.
Boolean math is the cornerstone of digital communications, whether you are talking computers, PLC, or Cisco Routers on the Internet. ©Emil Decker, 2009.
Marcus Rosales 1.  RAM  Main memory storage device  Semiconductor Memory 2
Magnetoresistive Random Access Memory (MRAM)
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Advanced Topics In Solid State Devices EE290B
Monday, January 31, 2011 A few more instructive slides related to GMR and GMR sensors.
Introduction to Spintronics
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
SNC1D: PHYSICS UNITS Electricity Exam Review. Static Electricity an imbalance of electric charge on the surface of an object (“static” means unmoving)
Magnetoresistive Random Access Memory (MRAM)
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Magnetic Data Storage and Nanotechnology
KS4 Electricity – Electronic systems
Presentation transcript:

1 Giant Magneto-Resistive Switches & Spin Torque Transfer Switches friendly critic analysis ERD "Beyond CMOS" Technology Maturity Evaluation Workshop San Francisco, California July 12, 2008 Eli Yablonovitch UC Berkeley Electrical Engineering & Computer Sciences Dept.

Si (001) Substrate Ta 5nm Ru 50nm Ta 5nm NiFe 5nm Antiferromagnetic MnIr 8nm CoFe 2nm Ru 0.8nm Ferromagnetic CoFeB 3nm MgO 1.5nm Tunnel Barrier Ferromagnetic CoFeB 3nm Ta 5nm Transpinnor Structure: Ru 15nm 6:1 Resistance Change in Tunnel Magnetoresistive (TMR) stack [1] Current Gate I signal Magnetization Drain Source Insulator Current Gate Drain Source I signal [1] Ikeda et. al., Japanese Journal of Applied Physics, Vol. 44, No 48, pp. L1442-L1445 B Field B Field Device Area 1μm 2 Gate

5μA output5μA input Complementary Transpinnor Logic 500Ω or 2.275kΩ or 500Ω +V +3mV -V -3mV Output Power = 1.6*10 -8 W Total Power = 2.5*10 -8 W Efficiency=65%

80 Efficiency for Complementary Transpinnor Circuit On/Off Ratio Efficiency (%) Best On/Off ratio today, 4.5:1

NAND Gate: input A + output input B Transpinnor Logic Example -

NOR Gate: + input A input B output Transpinnor Logic Example -

Si (001) Substrate Ta 5nm Ru 50nm Ta 5nm NiFe 5nm Antiferromagnetic MnIr 8nm CoFe 2nm Ru 0.8nm Ferromagnetic CoFeB 3nm MgO 1.5nm Tunnel Barrier Ferromagnetic CoFeB 3nm Ta 5nm Transpinnor Structure: Ru 15nm 6:1 Resistance Change in Tunnel Magnetoresistive (TMR) stack [1] Current Gate I signal Magnetization Drain Source Insulator Current Gate Drain Source I signal [1] Ikeda et. al., Japanese Journal of Applied Physics, Vol. 44, No 48, pp. L1442-L1445 B Field B Field Device Area 1μm 2 Gate

I signal Insulator Current Gate B Field B Field What is the minimum current required for switching? 10nm=10 -8 m Ampere's Law: H = J 2 r H = I H needs to be at least H=1 Oersted to switch a GMR device equivalent to B=10 -4 Tesla (private communication from Stuart Parkin of IBM) (This is equivalent to saying the best relative magnetic permeability is =10 4 to generate and effective B=1Tesla) I =2 r H = 2 r (B/ o ) = 2 r /( ) and take r=10nm I = /( ) Amps I = 5 Amps are required for switching! This is really pretty good, but required very optimistic assumptions!

l Repeater l l a RC time = (clock period) /2 aspect ratio of wire Physics of Wires:

= 4kT R f V signal = 0.56 milli-Volts aspect ratio of wire = 4(kT/R) f I signal = 0.25 Amps C = r o a 4800 C 7 femto-Farads

I signal Insulator Current Gate B Field B Field What is the minimum current required for switching? 10nm=10 -8 m I = 5 Amps are required for switching! This is really pretty good, but required very optimistic assumptions! According to the previous slide, operation at 1micro-Amp implies a good noise margin ~ 48kT. Operation at 5 Amps implies 1200kT per bit function, which is at least 100 better than today's technology, and might be worth pursuing, but it still falls 25 short of the practical engineering limit of 48kT.

That was the Giant Magneto-Resistive Effect. What about the Spin Torque effect? Si (001) Substrate Ta 5nm Ru 50nm Ta 5nm NiFe 5nm Antiferromagnetic MnIr 8nm CoFe 2nm Ru 0.8nm Ferromagnetic CoFeB 3nm MgO 1.5nm Tunnel Barrier Ferromagnetic CoFeB 3nm Magnetization Drain Si (001) Substrate Ta 5nm Ru 50nm Ta 5nm NiFe 5nm Antiferromagnetic MnIr 8nm CoFe 2nm Ru 0.8nm Ferromagnetic CoFeB 3nm MgO 1.5nm Tunnel Barrier Ferromagnetic CoFeB 3nm Drain Ta 5nm Ru 15nm Source Magnetization is changed by literally transferring the electrons! Take for a minimum domain size, that 1000 electrons have to be transferred. Current I= 1000e Coul/ seconds I= Amps = 1.6 Amps Slightly better than the GMR case, but not quite to the theoretical goal<1 A. But 1000e- for switching is very optimistic. Further improvements require going slow to keep the current down. Might be interesting at a clock speed <100MHz Magnetization

Summary: 1. Giant Magneto-Resistive Effect Switch: Better than today's technology, but not quite to the level of theoretical goal. 2. Spin-Torque Switch: Slightly better than GMR Switch, and capable of achieving theoretical goal at slow clock speeds, <100MHz.

Backup Slides:

nano-transformer ~1eV A low-voltage technology, or an impedance matching device, needs to be invented/discovered at the Nano-scale: transistor amplifier with steeper sub-threshold slope photo-diode VGVG MEM's switch Cryo-Electronics kT/q~q/C Cu solid electrolyte Electro-Chemical Switch giant magneto-resistance spintronics +

giant magneto-resistance "spintronics" These switches are made of metallic components and are of inherently low impedance +

10μm 1μm1μm 100nm 10nm Moore's Law Critical Dimension Year Technology Gap Gates only Gates including wires Energy per Bit function (kT) The other, for energy per bit function Shoorideh and Yablonovitch, UCLA 2006 Transistor Measurements by Robert Chau, Intel

Recommendations: 1.Milli-Volt powering should be regarded as a Goal for future electronic switching devices. 2.There would be both an immediate power benefit, as well as a benefit at the end of the roadmap. 3.Band edge steepness is poorly known, and should be investigated for a number of semiconductors and semi-metals. 4.The full range of technology options should be included.

Moore You?

! Transistor

Nano-transformers High Impedance Magnetically Loaded Transmission Line

What about very short wires? Johnson Noise: If then the signals could be large enough to be efficiently amplified. If The Coulomb Blockade Capacitance. For wires less than 1 m, a conventional transistor amplifier configuration may be adequate. 10 atto-Farads,

The natural voltage range for wired communication is rather low: The thermally activated device wants at least one electron at ~1Volt. The wire wants 1000 electrons at 1mVolt each. (to fulfill the signal-to-noise requirement >1eV of energy) Voltage Matching Crisis at the nano-scale! If you ignore it the penalty will be (1Volt/1mVolt) 2 = 10 6 The natural voltage range for a thermally activated switch like transistors is >>kT/q, eg. ~ 40kT/q or about ~1Volt

In the future, V dd in digital circuits will drop to 1 milli-Volt, for communication wires.