Metrology Roadmap 2001 Update EuropeAlain Deleporte (ST) Ulrich Mantz (Infineon) Vincent Vachellerie (ST) Vincent Vachellerie (ST)JapanKorea Taiwan Henry.

Slides:



Advertisements
Similar presentations
Work in Progress --- Not for Publication 26 April Interconnect Working Group ITRS April 2001 Grenoble.
Advertisements

Metrology Roadmap Europe Rien Stoup(PAN Analytical) Mauro Vasconi (ST)
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Front End Process July 18, 2001 San Francisco, CA.
April 26-27, 2001 Ed Hall Work in Progress – Not for Publication Modeling and Simulation TWG Attendees Wim ShoenmakerEurope Gilles Le CarvalEurope Herve.
2009 Litho ITRS Spring Meeting
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
November 29, 2001 Santa Clara , CA
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
Modeling and Simulation TWG Hsinchu Dec. 6, Modeling and Simulation TWG Paco Leon, Intel International TWG Members: I. Bork, Infineon E. Hall, Motorola.
ITRS Conference, December 6, 2000
Metrology Roadmap ERD and ERM Update - Stresa EuropeUlrich Mantz (Infineon) Dick Verkleij (Philips) Mauro Vasconi (ST) JapanYuichiro Yamazaki (Toshiba)
Work in Progress --- Not for Publication Japan Shinichi Ogawa Akihiko Ohsaki Taiwan Calvin Hsueh Shin-Puu Jeng US Robert Geffken Christopher Case Europe.
2 December 2003 – ITRS Public Conference Tsinchu, Taiwan ITRS 2003 Front End Process ITRS Conference December 2, 2003 Hsinchu, Taiwan.
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Spring Conference 2008 Petersberg, Germany 1 ITRS 2008 ITWG Spring Meeting April 2-4.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Work in Progress --- Not for Publication 18 July 2001 Work In Progress – Not for Publication Interconnect Working Group 2001 Draft 18 July 2001 San Francisco.
4 December 2002, ITRS 2002 Update Conference Interconnect Working Group ITRS December 2002 Tokyo.
Metrology Roadmap 2000 Update EuropeAlec Reader (Philips) Wilfried Vandervorst (IMEC) Rudolf Laubmeier (Infineon) Rudolf Laubmeier (Infineon) JapanFumio.
Work in Progress --- Not for Publication DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Interconnect Working Group ITRS 2004 Update.
FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 1 Front End Processes ITRS 2011 Public Conference 13 July.
ITRS Metrology Roadmap 2009 EuropeBart Rijpers (ASML) JapanYuichiro Yamazaki (Toshiba) Eiichi Kawamura (Fujitsu Microelectronics) Masahiko Ikeno.
2 December 2003 – ITRS Public Conference Hsin Chu, Taiwan Modeling and Simulation ITWG Jürgen Lorenz - Fraunhofer-IISB ITWG/TWG Members H. Jaouen, STM.
24 July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
Modeling and Simulation ITWG San Francisco, July 24, July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz.
4 December 2002, ITRS 2002 Update Conference Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer, Infineon.
Modeling and Simulation ITWG Tokyo, December 4, 2002 Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
DRAFT – Work In Progress - NOT FOR PUBLICATION April 2005 – ITRS Public Conference Metrology Roadmap EuropeRien Stoup (PAN Analytical) Dick.
Litho ITRS Update Lithography iTWG December 2008.
ITRS Metrology Roadmap 2010 EuropeAdrian Kiermasz (Metryx) Carlos Beitia (CEA LETI MINATEC) Philippe Maillot (ST) Delphine Le Cunff (ST) JapanYuichiro.
International Technology Roadmap for Semiconductors Metrology Roadmap 2001 Update EuropeAlain Deleporte (ST)4/01 Alec Reader (Philips Analytical) Vincent.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 July updates to the Lithography chapter of the ITRS Lithography International Technology.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
24 July 2002 Work In Progress – Not for Publication Metrology Roadmap 2002 Update EuropeUlrich Mantz (Infineon) Alec Reader (Philips Analytical) Mauro.
4 December 2002, ITRS 2002 Update Conference Metrology Roadmap 2002 Update EuropeUlrich Mantz (Infineon) Alec Reader (Philips Analytical) Mauro Vasconi.
Metrology Roadmap 2008.
Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
BEOL Al & Cu.
Development of Scanning Probe Lithography (SPL)
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
SILECS CONFIDENTIAL June 2005 Silecs Product Presentation June 2005.
NanotechnologyNanoscience Modeling and Simulation Develop models of nanomaterials processing and predict bulk properties of materials that contain nanomaterials.
Nanomanufacturing Metrology 1 Modeling Scanning Microscopy for Industrial Metrology J. S. Villarrubia National Institute of Standards & Technology March.
Comparison of various TSV technology
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Nano Technology and Science
Nano-electronics Vision: Instrumentation and methods for analysis of atomic scale physical properties, and methods to correlate these properties with nano-electronic.
NANO 225 Micro/Nanofabrication Characterization: Scanning Probe Microscopy 1.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Nanolithography Lecture 15 G.J. Mankey
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Section 2: Lithography Jaeger Chapter 2 EE143 – Ali Javey.
Date of download: 6/2/2016 Copyright © 2016 SPIE. All rights reserved. Metrology quality and capability association to the profitability. Figure Legend:
Date of download: 6/3/2016 Copyright © 2016 SPIE. All rights reserved. (a) The working principle of the tilt-beam CD-SEM. The feature of interest is imaged.
Scaling
Process integration 2: double sided processing, design rules, measurements
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Chapter 1 & Chapter 3.
MultiView 400™ Product Presentation Nanonics MultiView 400™
Digital Integrated Circuits A Design Perspective
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Junwei Bao, Costas Spanos
Manufacturing Process I
Presentation transcript:

Metrology Roadmap 2001 Update EuropeAlain Deleporte (ST) Ulrich Mantz (Infineon) Vincent Vachellerie (ST) Vincent Vachellerie (ST)JapanKorea Taiwan Henry Ma (EPISIL) USJames Whetstone (NIST) Alain Diebold (Int. SEMATECH)

AGENDA 1999 – Difficult Challenges 2001 Technology Requirements 2001 Potential Solutions

1999 Metrology Roadmap Highlights

Metrology Challenges by 2000 ITRS Node Timing Brings RED Closer

New to – Five Difficult Challenges 65nm / Before 2007 New to – Five Difficult Challenges 65nm / Before 2007 Key requirement for Cu/Damascene metrology is void detection in Cu lines and pore size distribution (find killer voids) Scribe line shrinkage reduce test structure area making high precision measurements difficult in scribe lines.

Determination of manufacturing Metrology when device and interconnect technology remain undefined. New to – Five Difficult Challenges 65nm / After 2007 New to – Five Difficult Challenges 65nm / After 2007

Difficult Challenges

Metrology Challenges by 2001 ITRS Node Timing Brings RED Closer

FEP TWG Requests to Metrology Make sure Clive is at May 17 FEP meeting Important feature is channel length at silicon interface which is etched gate length FEP introducing new roadmaps for FERAM and Flash –Need metrology to know if FERAM is fatigued –Metrology for inter-poly dielectric Need to close on the metrology info in the starting materials section of FEP Discuss EOT models which seem to have issues below 1 nm - Curt to write Discuss need to make software more user friendly and not use lookup tables Multiple high k layers are being developed as potential high k and optical models need to be developed. Nano-laminate of Al and Hf oxide How do you achieve statistical significance using non-goal post methods, I.e., range of defects. Metrology measurements need to comprehend In-line monitoring for epi-growth

Factory Integration TWG and Metrology Define Integrated Metrology Stand alone unit more capable than integrated metrology Includes Cluster tool and sensor based measurements. Process level, Wafer level, tool level metrology Near term Metrology community would benefit from factory integration modeling factory modeling to determine factory impact. Metrology community looks to working with the factory integration community to develop Standards for open architecture to allow IC manufacturer to select metrology

Metrology TWG Requests Interconnect TWG –2001 Requirements Tables –Barrier Thickness –Insulator Killer Pore Size and conc. –Cu line Void conc. or %

Interconnect TWG Requests to Metrology Voids in Cu and low k pore size metrology Add discussion on Cu ECD bath metrology See new planarization requirements such as metric for thinning of dielectric For SOC –K value of high k at high frequency –R and L measurements needs (thick metal thickness, composition) Etch –Sidewall angle –Trench bottom profile, possibly after planarization –Diagnostic for run to run stability –End point for low k etch –In-situ monitoring and process control feedback –High aspect ratio contact etch Bottom CD Profile and angle End point detection

Litho TWG Requests to Metrology TWG Add Line Edge roughness requirements –Kyle Patterson correlated line edge roughness on electrical properties at SPIE 2001 Registration of Mask after pellicle placement Measurement of Arc n, k, thickness need specs Measure minimum dimension (height and width) of scattering and anti scattering bars Overlay kerf structures do not represent on chip variation Litho will separate optical and non optical NGL mask requirements. Some will deal with metrology. Are there unique metrology requirements that need to be addressed.

Packaging TWG Requests to Metrology TWG 4 new sections: Opto-electronics, MEMS, multi-chip, materials Metrology areas : –Need good input parameters for Thermal Mechanical Simulation Interfacial adhesion Bulk vs microstructural properties –Nano-indentation not broadly available –Need to understand fracture toughness thus need to measure modulus variation during use and test. –Scanning acoustic microscopy, x-ray, and adhesion are now in- line for packaging –Laser Moire are becoming in-line for stress measurement –High frequency materials properties

Why are CD Measurement Requirements RED? There is no universal metrology solution for all CD measurements. –e.g., Scatterometry meets Focus-Exposure precision needs to (70 nm node?) for resist lines but not for contacts (yet). 3D info needed for undercut gate, contact, and other structures. Precision includes tool matching and near + long term measurement variation.

CD-SEM a Potential Solution for Wafer and Mask / R&D + Production From Sato and Mizuno, EIPBN 2000, Palm Springs, CA Barriers and Solutions 193 & 157 nm Resist Damage » lower dose images Precision Improvements » new nano-tip source Depth of Focus » new SEM concept needed Ultimate Limit of CD-SEM » ~ 5 nm for etched poly Si Gate

60nmnode130 / 90nmnode 40nmnode Schottky Emitter Anode Final Aperature Detector Magnetic Lens Electrostatic Lens Specimen Z U col U E CD-SEM Depth of Focus vs Resolution Damage to 193 Resist from e beam & DoF Structure Coherent Electron Beam illumination footprint detector e holography Boot Tip Line Scan CD-AFM Tip technology low throughput Tip Technology scatterometry Metal Gates 0th order Incident Laser Beam contacts CD Potential Solutions for Mask and Wafer

Reason for Red is Precision and Tool Matching IR or UV for In-Line ? Existing in-line metrology 60nmnode 130 / 90nmnode 40nmnode Gate Dielectric Metrology Potential Solutions Enable High k Development with Existing Tool

Interconnect Metrology Solutions Barrier/Seed Cu Films 5 Potential Solutions all expected to meet precision requirements some are extendable to patterned wafers Acoustic ISTS Picosecond acoustics X-ray reflectivity X-ray fluorescence Non-contact resistivity

Materials Characterization Enables Process and Metrology Development Oxynitride and High k Interfaces Dave Muller - Lucent NRA Total N in oxynitride

Metrology & New Structures Gate Drain Source Vertical Transistor

2000 and 2001 Changes Accelerated Timeline Brings RED closer……….. Developments in some CD measurements push Red out further for some applications?