FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 1 Front End Processes ITRS 2011 Public Conference 13 July.

Slides:



Advertisements
Similar presentations
Metrology Roadmap Europe Rien Stoup(PAN Analytical) Mauro Vasconi (ST)
Advertisements

18 July 2001 Work In Progress – Not for Publication 2001 ITRS Front End Process July 18, 2001 San Francisco, CA.
April 26-27, 2001 Ed Hall Work in Progress – Not for Publication Modeling and Simulation TWG Attendees Wim ShoenmakerEurope Gilles Le CarvalEurope Herve.
FEP ITRS Major Issues April Stresa, Italy ITRS FEP- Major Issues for 2004/5 Resolution of gate electrode CD control issue Doping & Thermal.
2009 Litho ITRS Spring Meeting
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
IRC Roll-Out/Plenary 4/4 Technology Node identified by xx90 –Minimum Half-Pitch of Metal 1 of either DRAM or Logic –Logic node presently being represented.
November 29, 2001 Santa Clara , CA
Work in Progress --- Not for Publication p. 1--PIDS Summary, Dec.04 PIDS Summary Peter M. Zeitzoff US Chair ITWG Meeting Tokyo, Japan November 30 - December.
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
ITRS Conference, December 6, 2000
Work in Progress --- Not for Publication PIDS Summary, Peter M. Zeitzoff US Chair ITWG Meeting Vaals, Netherlands April 6-7, 2005.
ITRS Winter Conference 2011 Incheon, Korea 1 Work in Progress: Not for Distribution 2012 ITRS Litho One Pager April 24, 2012 Mark Neisser – SEMATECH Mauro.
2005 ITRS Work in Progress – Do Not Publish 1 International Technology Roadmap for Semiconductors 2005 ITRS/ORTC Product Model Proposals For Public 07/13/05.
(not for publication – work in progress) ITRS Summer Conference 2009 San Francisco 1 Front End Processes 2009 ITRS ITRS Public Conference July 15, 2009.
2 December 2003 – ITRS Public Conference Tsinchu, Taiwan ITRS 2003 Front End Process ITRS Conference December 2, 2003 Hsinchu, Taiwan.
Michael Lercel And the rest of the Litho TWG’s
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
International Technology Roadmap for Semiconductors
PIDS: Poster Session 2002 ITRS Changes and 2003 ITRS Key Issues ITRS Open Meeting Dec. 5, 2002 Tokyo.
International Technology Roadmap for Semiconductors
ITRS 2000 Update - Taipei, Taiwan, 11/06/00
Front End Processes 2010 ITRS
FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Spring Conference 2008 Petersberg, Germany 1 ITRS 2008 ITWG Spring Meeting April 2-4.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
International Technology Roadmap for Semiconductors
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference PIDS Status and Key Issues: 2004 and 2005 ITRS Peter M. Zeitzoff for PIDS Technology.
Summer Public Conference ORTC 2010 Update Messages
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference PIDS Status and Key Issues: 2004 and 2005 ITRS Peter M. Zeitzoff for PIDS Technology.
International Technology Roadmap for Semiconductors
Work in Progress --- Not for Publication DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Interconnect Working Group ITRS 2004 Update.
Winter Public Conference ORTC 2010 Update
4 December 2002, ITRS 2002 Update Conference - Tokyo Front End Processes ITRS 2002 Update Conference December 4, 2002 Tokyo, JAPAN International TWG Members:
Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
Front End Processes ITRS 2012 Summer Public Conference 12 July 2012
Design and System Drivers Worldwide Design ITWG: T
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
International Technology Roadmap for Semiconductors 2001
International Technology Roadmap for Semiconductors
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
Lithography iTWG 2009 Summary
ITRS Design + System Drivers July, 2010 Design ITWG Juan-Antonio Carballo Tamotsu Hiwatashi William Joyner Andrew Kahng Noel Menezes Shireesh Verma.
Overall Roadmap Technology Characteristics (ORTC) 2012
Litho ITRS Update Lithography iTWG December 2008.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 July updates to the Lithography chapter of the ITRS Lithography International Technology.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Radiation damage in silicon sensors
by Alexander Glavtchev
Work in Progress – Do not Publish - FEP ITRS Winter Public Conference 2012, Taiwan 1 Front End Processes ITRS 2012 Winter Public Conference.
Options investigated in GOSSAMER
BEOL Al & Cu.
Derek Wright Monday, March 7th, 2005
ITRS 2003 Front End Processing Challenges David J. Mountain *Gate Stack Leff Control *Memory Cells Dopant Control Contacts *Starting Material FEP Grand.
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ORTC Table Update Technology Node, DRAM Chip Size, and Logic Chip Size Update, Based on the.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ Design TWG Update 2000 System on Chip, Design Productivity, Low Power, Deep Submicron Design.
ITRS 2001 Renewal Work In Progress - Do Not Publish!
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
반도체 메모리 구조의 이해 Koo, Bon-Jae Dec. 5, 2007.
by Alexander Glavtchev
MOSFET Scaling ECE G201.
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
Beyond Si MOSFETs Part IV.
by Yi Zhao CMPE640 ITRS presentation Fall 2005
Presentation transcript:

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 1 Front End Processes ITRS 2011 Public Conference 13 July Summer Meeting FEP ITWG Participants J. Barnett M. Walden M. Alessandri R. Jammy M. Watanabe G. Celler M. Beebe P. Majhi Y. Le Tiec C. Gottschalk E-X. Ping Slide 1 Contact through ILD Spacer 10 nm Si fin Conformal Gate

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF ITRS FEP Sub-TWG Leadership HP MPU ASIC - FEP 2 –Prashant Majhi (US) LOP - FEP 3 –Prashant Majhi (US) LSTP - FEP 4 –Prashant Majhi (US) DRAM - FEP 5 –Deok-Sin Kil (KR) Floating Gate Flash - FEP 6 –Mauro Alessandri (EU) Charge Trapping Flash - FEP 7 –Mauro Alessandri (EU) PCM - FEP 8 –Mauro Alessandri (EU) FeRAM - FEP 9 Yoshimasa Horii (JP) Starting Materials - FEP 10 –Mike Walden (US) –Mike Goldstein (US) Surface Preparation - FEP 11 –Joel Barnett (US) Therm/Thin Films/Doping - FEP 12 –Prashant Majhi (US) Etch - FEP 13 –Tom Lii (US) CMP - FEP 14 –Darryl Peters (US)

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 3 Memory: Continue NOR Flash at least to 22nm; keep PCM in table with minor update; define 3D CT critical parameters that encompass all architectures Logic: Introduction of High mobility channels; match with PIDS on Vdd scaling SP and SM table entries updated based on impact of ORTC revisions to DRAM parameters SP and SM tables address mm and mm parallel approaches SP changed defect yield model from 99% to 99.9% to more accurately reflect industry values Etch wafer gate CD variation solution available from advanced process control (APC) Significant improvements to CMP tables FEP 2011 one-page Summary

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 4 Flash NOR/NAND Update Continue Flash NOR Roadmap (still high demand) Consider the end of the life of NOR Flash (32 nm) but requirements continue until 22 nm Technology nodes and dielectric thickness based on ORTC tables and PIDS Survey All numbers updated Added floating gate formation complexity for NAND due to low thickness, variable doping and mixed material scenarios Added control gate material scenarios Removed program/erase window, program/erase degradation not directly related to technology requirements Removed inter-poly dielectric conformality due to the evolution toward almost planar dielectrics

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 5 Phase Change Memory PC Memories in small production at nm, potential nm manufacturing by 2012 keep the table until next major revision Technology node reviewed in agreement with PIDS No change in table parameters, all numbers updated FeRAM Table parameters, general trends are unchanged

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 6 Charge Trap Memory 3D Memory requirements will be added as text, with focus on array with vertical channel and horizontal gate, which is the most published. Focus and discussion on 3D FEOL most critical parameters: channel Si filling and properties (grain size, etc.) Interface between channel Si and tunnel dielectric Conformal and controlled formation of active dielectrics Kept the current structure for planar CT NAND, all numbers updated

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 7 Update various table entries impacted by revised DRAM half- pitch values, chip and active transistor areas Reduce process-induced silicon removal from 10 to 5 nm for SOI thickness calculations Adjust colorization to account for current capabilities versus the revised entries Note 300 / 450mm parallel wafer diameter scenario in table reference Modify footnotes B, C, G and H to identify pinning of trend values that would actually be relaxed as a result of decreasing chip areas Update potential solutions figure to capture 2011 status Starting Materials

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 8 Continue to monitor industry activities related to 450mm development and assess impact on the Starting Materials table entries Treat edge roll-off in chapter text and continue to assess adding metrics (model development dependent) in future updates Consider the possible impact to wafer flatness requirements assuming adoption of EUV for lithography, again treating in chapter text Continue to review progress relative to FinFET adoption and revisit Partially Depleted SOI starting layer thickness table entries, as appropriate 2011 Ongoing SM Actions

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 9 Surface Preparation Deleted the line Silicon and oxide loss (Å) requirement per DRAM LDD clean step – significantly higher than the 0.1A requirement for microprocessors. Included SiN loss metrics and corresponding text Added Metal capacitor loss requirement for DRAM, and corresponding text Changed per-clean-step Yield value in table from 99 to 99.9% and generated corresponding values Added row in for counts based on 65nm sized particles Added lines differentiating change to 450 mm and constant 300 mm wafer size requirements Reduced C spec to 1E12 a/cm 2 – to reflect epi requirements Added Highly Selective Etch as a Category needing potential solutions

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 10 Surface Preparation Lines added for 300 mm and mm wafer diameter approaches; particle counts for 65 nm sized particles 99.9% Gate Yield used for Calculations

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 11 Logic, Thermal, Thin Films, Doping Introduction of high mobility channels (year currently targeted at 2018) added into current tables Multi-gate device still listed as 2015 but recognized as potentially moved up to 2014 (2012 proposal) Match with PIDS on V dd scaling and use common (with PIDS and design) V dd, CV/I, I on, I off numbers used to re-calculate the module specifications for FEPs HP, LSTP, LOP tables

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 12 Y2012 wafer-to-wafer and lot-to-lot gate CD variation solution achieved with availability of advanced process control (APC) On etcher scatterometry gate CD measurement capability urgently needed to further improve wafer-to-wafer and lot-to-lot gate CD variation beyond Y2012 Etch

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 13 Fast switching gas and continuous plasma are under qualification for improving etch chamber throughput and CoO. Inert species low energy photo resist implant demonstrates great potential for improving line width roughness (LWR) issue. Etch Potential Solutions

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 14 CMP Summary Obtained metrics from end users for RMG (POP and metal polish) Need to evaluate adding PCMP cleans for STI and HKMG –Most likely in the 2013 revision Determining post CMP clean requirements for 2012 update

FEP ITWG Meeting Notes (not for publication – work in progress) ITRS Summer Conference 2011, SF 15 Summary Tables updated –300 mm and mm approaches addressed High-κ metal gate in high-volume manufacturing FinFET introduced sooner than expected SOI making significant progress III-V high-mobility channels in research – 2018 introduction