Controls Interface to Electronics Boards Credit-Card PC and Local Control bus Beat Jost Cern EP.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

INPUT-OUTPUT ORGANIZATION
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
ESODAC Study for a new ESO Detector Array Controller.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
COMP3221 lec31-mem-bus-I.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lectures 31: Memory and Bus Organisation - I
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
INPUT-OUTPUT ORGANIZATION
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
… when you will open a computer We hope you will not look like …
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Organization of a computer: The motherboard and its components.
Architecture and Dataflow Overview LHCb Data-Flow Review September 2001 Beat Jost Cern / EP.
Buses Warning: some of the terminology is used inconsistently within the field.
TFC Partitioning Support and Status Beat Jost Cern EP.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Top Level View of Computer Function and Interconnection.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
IWORID P.Randaccio Medipix2 Parallel Readout System 4-th IWORID Amsterdam 8 – 12 September 2002 V. Fanti, R. Marzeddu, P. Randaccio Dipartamento.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
EEE440 Computer Architecture
Microcontroller System Design Introduction- 1  Seattle Pacific University Take a microprocessor/ microcontroller chip How to Succeed in Life – The micro.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
AmendmentsAmendments Advanced Higher. The PCI bus was adequate for many years, providing enough bandwidth for all the peripherals most users might want.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)
Chapter Microcontroller
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
DAQ Overview + selected Topics Beat Jost Cern EP.
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
Real-time control using embedded micro-controllers Flavio Fontanelli, Giuseppe Mini, Mario Sannino, INFN Genoa Zbigniew Guzik, Institute for Nuclear Research.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
PC Buses & Standards Bus = Pathway across which data can travel. Can be established between two or more computer elements. PC has a hierarchy of different.
Network Processors for a 1 MHz Trigger-DAQ System
Status of CC-PC Evaluation Board
Modified from notes by Saeid Nooshabadi
Control requirements from sub-detectors Results of the ECS to front-end interface questionnaire André Augustinus 18 May 2000.
Costas Foudas, Imperial College, Rm: 508, x47590
Course Code 114 Introduction to Computer Science
Presentation transcript:

Controls Interface to Electronics Boards Credit-Card PC and Local Control bus Beat Jost Cern EP

Beat Jost, Cern 2 FE/Controls/DAQ Workshop Outline qIntroduction qGoal qCurrent Ideas for Solution qDiscussion and Conclusion

Beat Jost, Cern 3 FE/Controls/DAQ Workshop Problem Introduction Classical Way of controlling electronics in HEP Pros: ãUniversally available ãsimple? slave interface ãin the past bus could also be used for DAQ Cons: ãexpensive CPUs (very small market) ãexpensive crates ãexpensive slave I/Fs Crate Controller (CPU) Electronics Modules Parallel Bus (VME, Fastbus,…) Ethernet WS

Beat Jost, Cern 4 FE/Controls/DAQ Workshop Assumption for the Following qThe vast majority of the electronics boards are home-made qCrate bus is not used for moving the physics data in LHC experiments, because ã(at least) at higher levels of the readout systems, performance is insufficient ãtrigger rate too high for processor intervention on per event basis qCrate bus is only used for control and monitoring ãfor this purpose a “high performance” bus is not needed ãfor this purpose a parallel bus is not desired for reliability reasons åOne participant on the bus can prevent bus accesses even if it’s not involved åmakes diagnostics more difficult qHence ãA more reliable and perhaps even more cost effective alternative is desired. qBy the way: Crates are useless for dispersed individual boards

Beat Jost, Cern 5 FE/Controls/DAQ Workshop Goals qGet rid of parallel busses for controls qFind a cheaper solution for ãper-board controls interface (slave) ãper crate intelligence, by taking it out of the crate formfactor åUse commodity items ãCrates (no parallel bus needed anymore) åReduce crates to –Mechanical support (“Anti-Gravity device”) –Power Bus (could be arguable) –Cooling (Fantray) qTake advantage of large market (low price) qProvide a common controls interface for ALL electronics boards in LHCb

Beat Jost, Cern 6 FE/Controls/DAQ Workshop Current Ideas Replace By Electronics Modules Field-Bus e.g. Ethernet Power Bus Or even better WS Electronics Modules Field-Bus e.g. Ethernet Power Bus Network Switch/HUB WS

Beat Jost, Cern 7 FE/Controls/DAQ Workshop Electronics Board Architecture The architecture of an electronics board could look like this: Standard Application Specific Power Connectors Field-bus I/O FPGAs Regs E.g. 9Ux400mm LUTs DSPs Reset WS Note: No other interface!! Configuration Monitoring Diagnostics Debugging... ADCs TDCs Etc... Controls Interface I2CI2C JTAG (simple)Parallel Bus PCI Bus

Beat Jost, Cern 8 FE/Controls/DAQ Workshop Requirements for On-Board ECS Interface qSufficient b andwidth into each board ( Mb/s) qCost per board must be low åUniform approach for “all” electronics (volume) ãfor Ethernet the cost of a switch or hub port has to be taken into account å10 Mb/s hub port ~30 SFr. (today) å100 Mb/s switch port ~80 SFr. (today) åCan be mixed!! qMechanical ãminimal height (thickness) ãminimal surface qSoftware support ãLow-level access libraries from WS to board components ãTools supporting the programming of a CPU (if present) on the interface qReset of ECS interface without disturbing the operation of the rest of the electronics on board

Beat Jost, Cern 9 FE/Controls/DAQ Workshop Possible Solutions under Study qCredit-card PCs (e.g. smartModules) qFireWire Complete PCs!! Typically based on Intel compatible microcontroller plus glue logic, could replace partially PC/104 in the future. CPU Mem Periphery DRAM Bus Keyboard,Comm, Screen, Disk, Floppy, LCD,... ISA,PCI,I 2 C (Master),JTAG (Master) Ethernet Parallel Bus JTAG I 2 C Firewire FW-XX qWe also looked at PC/104, but it doesn’t seem suitable mechanically

Beat Jost, Cern 10 FE/Controls/DAQ Workshop Immediate Plans qFor SmartModules ãacquire one evaluation kit and one “bare” module åEvaluation Kit with 486 acquired, porting currently Linux to it åFinal (586-based) module not yet available ãlearn how to program the processor using the evaluation kit ãbuild an evaluation board with FPGA(s), memory, registers, LEDs, to study how to use the modules and whether they are suited for our application åbeing designed now. Ready in ~3 months? ãShould be able to give guidelines for designers by November qFireWire ãtry to understand the availability of interfaces/bridges åfor example: we know that there exists a Firewire to IDE chip. Can this be used? åSimilar (or same) evaluation board as above to prove usability

Beat Jost, Cern 11 FE/Controls/DAQ Workshop SmartModule Evaluation Board 40 MHz Clk Memory (>2 MB) Registers FPGA (Altera) Analog Input Push Button (Run Acquisition) HW JTAG Integrator/Shaper FPGA (Lucent) Parallel Bus 32 Address lines/ 32 Data lines (non- multiplexed) Interrupt (DMA) Running Clk VME Slave Interface VME/ Glue Logic Inhibit VMEClk Front-PanelLEDsfor: Running NOT Running some bits driven from registers Ethernet Traffic Data Latch MIC Delay chip High precision ADC (12 Bits) Parallel Port JTAG (SW JTAG) SmartModule PCI RJ45 Connector PLX 9080 Ethernet JTAG Glue Logic I 2 C

Beat Jost, Cern 12 FE/Controls/DAQ Workshop Based on PLX PCI 9080 chip (see also ) Goal: It should be easy to interface to components to local bus q32 bit address q32 bit data + Byte Parity qControl lines (address strobe, R/W, Byte enable, etc.) qLocal bus clock frequency 0-40 MHz -> allows to run bus synchronous with LHC Clock qlocal bus can be Little or Big Endian qOne interrupt line from local bus to PCI -> might need external interrupt register/generator qnot terribly fast: ã8.3 MB/sec PCI reading from local bus ã8.8 MB/sec PCI writing to local bus qPCI DMAs translated into local bus bursts Local Bus Characteristics } Non-multiplexed } Single Cycle from timing diagrams

Beat Jost, Cern 13 FE/Controls/DAQ Workshop Other Issues qAre the proposed interfaces (I 2 C, JTAG, parallel bus, (PCI)) acceptable and sufficient? qHardware configuration, e.g. amount of memory required qCost qInterference with on-board analog electronics qReset of controls interface while taking data (SUE recovery) qFinal Implementation: Glue logic on separate board or integrated on motherboard? Controls Interface I2CI2C JTAG Parallel Bus PCI Bus Credit-Card PC Glue Logic

Beat Jost, Cern 14 FE/Controls/DAQ Workshop Pros and Cons qPros ãonly point-to-point connections ãflexible concerning association between controls WS and electronics board (scalability) ãprogrammable element on board allows extensive self-test and diagnostics ãallows to use (design) cheap crates ãtest-benches and repair stands are very simple and cheap: just need a PC or terminal and an Ethernet cable and a power supply qCons ãpotentially cost (even though it seems that e.g. smartModules are competitive with VME) ãdifficult to mix in one crate commercial (VME-based?) modules ãcurrently only few vendors (issue is more the pin-out), however market is growing, Effort going on to standardize pin-out.

Beat Jost, Cern 15 FE/Controls/DAQ Workshop Conclusions qWe are studying alternatives to crate-based solutions (VME) to be used for the control, configuration and monitoring of board-level electronics qOur Goal is to find a solution that is, compared to VME, ãmore flexible ãmore reliable ãnot more expensive (actually much cheaper if cheap crates are used) qCredit-Card PCs could be a viable solution qThe results of the evaluation board will make us know more

Beat Jost, Cern 16 FE/Controls/DAQ Workshop smartModule vs. VME Cost Analysis