Power Issues in On-chip Interconnection Networks Mojtaba Amiri Nov. 5, 2009.

Slides:



Advertisements
Similar presentations
Ch. 12 Routing in Switched Networks
Advertisements

Interconnection Networks: Flow Control and Microarchitecture.
Energy-Efficient Congestion Control Opportunistically reduce link capacity to save energy Lingwen Gan 1, Anwar Walid 2, Steven Low 1 1 Caltech, 2 Bell.
Energy-efficient Task Scheduling in Heterogeneous Environment 2013/10/25.
Ch. 12 Routing in Switched Networks Routing in Packet Switched Networks Routing Algorithm Requirements –Correctness –Simplicity –Robustness--the.
A Novel 3D Layer-Multiplexed On-Chip Network
International Symposium on Low Power Electronics and Design Energy-Efficient Non-Minimal Path On-chip Interconnection Network for Heterogeneous Systems.
Resource Management §A resource can be a logical, such as a shared file, or physical, such as a CPU (a node of the distributed system). One of the functions.
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v2.2—8-1 MPLS TE Overview Introducing the TE Concept.
A Presentation by: Noman Shahreyar
Jaringan Komputer Lanjut Packet Switching Network.
1.  Congestion Control Congestion Control  Factors that Cause Congestion Factors that Cause Congestion  Congestion Control vs Flow Control Congestion.
The Design and Implementation of a Low-Latency On-Chip Network Robert Mullins 11 th Asia and South Pacific Design Automation Conference (ASP-DAC), Jan.
NTPT: On the End-to-End Traffic Prediction in the On-Chip Networks Yoshi Shih-Chieh Huang 1, June 16, Department of Computer Science, National Tsing.
Ashish Gupta Under Guidance of Prof. B.N. Jain Department of Computer Science and Engineering Advanced Networking Laboratory.
System design-related Optimization problems Michela Milano Joint work DEIS Università di Bologna Dip. Ingegneria Università di Ferrara STI Università di.
Multiple constraints QoS Routing Given: - a (real time) connection request with specified QoS requirements (e.g., Bdw, Delay, Jitter, packet loss, path.
IP I/O Memory Hard Disk Single Core IP I/O Memory Hard Disk IP Bus Multi-Core IP R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R Networks.
1 Cross-Layer Design for Wireless Communication Networks Ness B. Shroff Center for Wireless Systems and Applications (CWSA) School of Electrical and Computer.
MINIMISING DYNAMIC POWER CONSUMPTION IN ON-CHIP NETWORKS Robert Mullins Computer Architecture Group Computer Laboratory University of Cambridge, UK.
Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim
Orion: A Power-Performance Simulator for Interconnection Networks Presented by: Ilya Tabakh RC Reading Group4/19/2006.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Jennifer Rexford Princeton University MW 11:00am-12:20pm Wide-Area Traffic Management COS 597E: Software Defined Networking.
Kick-off meeting 3 October 2012 Patras. Research Team B Communication Networks Laboratory (CNL), Computer Engineering & Informatics Department (CEID),
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
TitleEfficient Timing Channel Protection for On-Chip Networks Yao Wang and G. Edward Suh Cornell University.
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Multiple-access Communication in Networks A Geometric View W. Chen & S. Meyn Dept ECE & CSL University of Illinois.
1 University of Utah & HP Labs 1 Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 Naveen Muralimanohar Rajeev Balasubramonian.
Advanced Network Architecture Research Group 2001/11/149 th International Conference on Network Protocols Scalable Socket Buffer Tuning for High-Performance.
High-Performance Networks for Dataflow Architectures Pravin Bhat Andrew Putnam.
International Symposium on Low Power Electronics and Design NoC Frequency Scaling with Flexible- Pipeline Routers Pingqiang Zhou, Jieming Yin, Antonia.
Low-Power Wireless Sensor Networks
Integrating Fine-Grained Application Adaptation with Global Adaptation for Saving Energy Vibhore Vardhan, Daniel G. Sachs, Wanghong Yuan, Albert F. Harris,
1 Overview 1.Motivation (Kevin) 1.5 hrs 2.Thermal issues (Kevin) 3.Power modeling (David) Thermal management (David) hrs 5.Optimal DTM (Lev).5 hrs.
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
Logic Synthesis for Low Power(CHAPTER 6) 6.1 Introduction 6.2 Power Estimation Techniques 6.3 Power Minimization Techniques 6.4 Summary.
George Michelogiannakis, Prof. William J. Dally Concurrent architecture & VLSI group Stanford University Elastic Buffer Flow Control for On-chip Networks.
O1TURN : Near-Optimal Worst-Case Throughput Routing for 2D-Mesh Networks DaeHo Seo, Akif Ali, WonTaek Lim Nauman Rafique, Mithuna Thottethodi School of.
Network-on-Chip Energy-Efficient Design Techniques for Interconnects Suhail Basit.
Advanced Network Architecture Research Group 2001/11/74 th Asia-Pacific Symposium on Information and Telecommunication Technologies Design and Implementation.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
Towards Dynamic Green-Sizing for Database Servers Mustafa Korkmaz, Alexey Karyakin, Martin Karsten, Kenneth Salem University of Waterloo.
Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.
Dynamic Voltage Frequency Scaling for Multi-tasking Systems Using Online Learning Gaurav DhimanTajana Simunic Rosing Department of Computer Science and.
Authors: Mianyu Wang, Nagarajan Kandasamy, Allon Guez, and Moshe Kam Proceedings of the 3 rd International Conference on Autonomic Computing, ICAC 2006,
CUHK Learning-Based Power Management for Multi-Core Processors YE Rong Nov 15, 2011.
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Optimizing Power and Energy Lei Fan, Martyn Romanko.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
Yu Cai Ken Mai Onur Mutlu
Tufts Wireless Laboratory School Of Engineering Tufts University Paper Review “An Energy Efficient Multipath Routing Protocol for Wireless Sensor Networks”,
1 Optimal operation of energy storage in buildings: The use of hot water system Emma Johansson Supervisors: Sigurd Skogestad and Vinicius de Oliveira.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.
An Integrated GPU Power and Performance Model (ISCA’10, June 19–23, 2010, Saint-Malo, France. International Symposium on Computer Architecture)
Virtual-Channel Flow Control William J. Dally
A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.
Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics H. Aydın, R. Melhem, D. Mossé, P.M. Alvarez University.
Design Space Exploration for NoC Topologies ECE757 6 th May 2009 By Amit Kumar, Kanchan Damle, Muhammad Shoaib Bin Altaf, Janaki K.M Jillella Course Instructor:
ECE 692 Power-Aware Computer Systems Final Review Prof. Xiaorui Wang.
KAIS T Location-Aided Flooding: An Energy-Efficient Data Dissemination Protocol for Wireless Sensor Networks Harshavardhan Sabbineni and Krishnendu Chakrabarty.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers
Andrea Acquaviva, Luca Benini, Bruno Riccò
Green cloud computing 2 Cs 595 Lecture 15.
Babak Sorkhpour, Prof. Roman Obermaisser, Ayman Murshed
Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*
Department of Electrical Engineering Joint work with Jiong Luo
Presentation transcript:

Power Issues in On-chip Interconnection Networks Mojtaba Amiri Nov. 5, 2009

2 ECE

3 – Performance, Reliability – Power Consumption

4 ECE PowerHerd: A distributed scheme for dynamic satisfying peak power constraints in interconnection networks Dynamic voltage scaling with links for power optimization of interconnection networks By L. Shang, L.-S. Peh, and N. K. Jha ECE, University of Princeton

By L. Shang, L.-S. Peh, and N. K. Jha Department of Electrical Engineering Princeton University

6 ECE Problem Peak-power constrains Solution PowerHerd – Distributed and run-time – Modified router

7 ECE – An Example

8 ECE

9 P LPB =P GPB /# Routers Estimate P LPB Predict P LPB Calculate Shared power Negotiation with neighbors and share power Update P LPB Throttle switch allocator Update routing decision

10 ECE Power dominators: – Input Buffer – Crossbar Switch – Link Based on Switching activity, Number, Coefficients from linear regression

11 ECE Orion error 2-3% Total 10%

12 ECE Leakage Power is about 10%. (Critique) Based on Switching activity, Number, Coefficients from linear regression

13 ECE W around 4 3 Hardware Simplification By shift and add

14 ECE T GPB /N

15 ECE /2

16 ECE Near the local power budget Simple gating (Critique)

17 ECE Previous routing algorithms – Performance – Fault-tolerance This routing algorithm considers power consumption of neighbors – Low overhead

18 ECE

19 ECE Global Power budget Global Power budget W 27.3 W

20 ECE Global Power budget Global Power budget W 53.3W

21 ECE P GPB = W

22 ECE

23 ECE PowerHerd – Distributed Scalable – Online (Dynamic) Efficient – Guarantee Peak-Power Constrain The Issue – Help other techniques

By L. Shang, L.-S. Peh, and N. K. Jha Department of Electrical Engineering Princeton University

25 ECE Power saving technique – Employs DVFS Links (the first attempt) How? Based on history of previous actions Performance penalty – 2.5 throughput – 15.2 average latency

26 ECE C= 5us n =.9 C= 5us n =.9 Characteristics of a DVFS link – Transition time (100 link clock cycles ) – Transition energy – Transition status – Transition step

27 ECE Link Utilization (LU) Congestion What is the Problem with this model?

28 ECE Congestion

29 ECE Congestion

30 ECE LU & BU together is enough DVFS based on two steps First Link Utilization Second congestion Simple Implementation

31 ECE

32 ECE

33 ECE

34 ECE Task Duration Task Duration 1ms 0.1 us

35 ECE Appling DVFS to Interconnection networks History-based DVFS (LU, BU) Power saving HUGH! First study

36 ECE Consider static power 10% now is much more! Gate-level design for traffic throttling is not realistic. Completely Distributed; suggestion hybrid!

37 ECE There is no 100% guarantee to find the optimum for History-Based Policy This method works because the link is supposed to be power dominator! Inconsistent with first paper.

38 ECE PowerHerdDVFS Link TargetPeak Power ConstrainPower Consumption Performance PenaltyYes Power TechniquePower –aware routing, Dynamic power throttling DVFS Improvement100% guarantee6 times saving Inconsistent Assumptions (most power dominator) Input BuffersLinks