4 December 2002, ITRS 2002 Update Conference Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer, Infineon.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Front End Process July 18, 2001 San Francisco, CA.
Advertisements

April 26-27, 2001 Ed Hall Work in Progress – Not for Publication Modeling and Simulation TWG Attendees Wim ShoenmakerEurope Gilles Le CarvalEurope Herve.
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
Modeling and Simulation TWG Hsinchu Dec. 6, Modeling and Simulation TWG Paco Leon, Intel International TWG Members: I. Bork, Infineon E. Hall, Motorola.
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
ITRS Meeting. Stresa, Italy. April 19-20, G. Bomchil. ST Microelectronics 1 Integrated Project « CMOS backbone for 2010 e-Europe » NANOCMOS From.
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
PIDS: Poster Session 2002 ITRS Changes and 2003 ITRS Key Issues ITRS Open Meeting Dec. 5, 2002 Tokyo.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Work in Progress --- Not for Publication 18 July 2001 Work In Progress – Not for Publication Interconnect Working Group 2001 Draft 18 July 2001 San Francisco.
4 December 2002, ITRS 2002 Update Conference Interconnect Working Group ITRS December 2002 Tokyo.
Metrology Roadmap 2000 Update EuropeAlec Reader (Philips) Wilfried Vandervorst (IMEC) Rudolf Laubmeier (Infineon) Rudolf Laubmeier (Infineon) JapanFumio.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference The 2004 ITRS Assembly and Packaging Roadmap Joe Adam TWG Co-Chair.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference PIDS Status and Key Issues: 2004 and 2005 ITRS Peter M. Zeitzoff for PIDS Technology.
Work in Progress --- Not for Publication DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Interconnect Working Group ITRS 2004 Update.
Front End Processes ITRS 2012 Summer Public Conference 12 July 2012
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Modeling and Simulation ITWG Jürgen Lorenz - Fraunhofer-IISB ITWG/TWG Members H. Jaouen,
ITRS Summer Public Conference, July 15, San Francisco, CA, USA 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – Chairperson M&S ITWG ITWG/TWG.
2 December 2003 – ITRS Public Conference Hsin Chu, Taiwan Modeling and Simulation ITWG Jürgen Lorenz - Fraunhofer-IISB ITWG/TWG Members H. Jaouen, STM.
24 July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
Modeling and Simulation ITWG San Francisco, July 24, July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 July 2005 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – chairperson M&S ITWG ITWG Members.
ITRS Winter Public Conference, December3, Makuhari Messe, Japan 1 ITRS Summer Conference, July 12, 2012, San Francisco, CA, USA Modeling and Simulation.
Modeling and Simulation ITWG Tokyo, December 4, 2002 Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
ITRS Summer Public Conference, July 14, 2010, San Francisco, CA, USA 1 Modeling and Simulation ITWG Bert Huizing – NXP – European M&S ITWG and IRC member.
ITRS Winter Public Conference, December 9, Seoul, Korea 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – Chairperson M&S ITWG ITWG/TWG.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – chairperson M&S ITWG.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
ITRS Summer Conference 2007 Moscone Center San Francisco, USA 1 DRAFT – Work In Progress - NOT FOR PUBLICATION Modeling and Simulation ITWG Jürgen Lorenz.
by Alexander Glavtchev
ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Treinamento: Testes Paramétricos em Semicondutores Setembro 2012
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Next Generation Integrated Circuits 300 mm wafers Copper metallization Low-K dielectric under interconnect lines High-K dielectric under gate Silicon-on-insulator.
Optional Reading: Pierret 4; Hu 3
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
OVERVIEW ON PROCESS & DEVICE SIMULATION
Radiation Effects on Emerging Electronic Materials and Devices Ron Schrimpf Vanderbilt University Institute for Space and Defense Electronics.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
RF Modeling of Sub-100 nm CMOS S.Yoshizaki 1, M.Nakagawa 1, W.Y.Chong 1, Y.Nara 2, M.Yasuhira 2*, F.Ohtsuka 2, T.Arikado 2**, K.Nakamura 2, K.Kakushima.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Numerical Boltzmann/Spherical Harmonic Device CAD Overview and Goals Overview: Further develop and apply the Numerical Boltzmann/Spherical Harmonic method.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
AoE Project Nano-Process Modeling: Lithography modeling and device fabrication Philip Chan, Mansun Chan Department of ECE, HKUST Edmund Lam Department.
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Advanced Computing and Information Systems laboratory Nanocomputing technologies José A. B. Fortes Dpt. of Electrical and Computer Eng. and Dpt. of Computer.
Sandia NINE: Intel Expectations C. Michael Garner Technology Strategy.
Feature-level Compensation & Control F LCC Lithography April 5, 2006 A UC Discovery Project.
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
by Alexander Glavtchev
Contact Resistance Modeling in HEMT Devices
Optional Reading: Pierret 4; Hu 3
MOSFET Scaling ECE G201.
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Multiscale Modeling and Simulation of Nanoengineering:
Presentation transcript:

4 December 2002, ITRS 2002 Update Conference Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer, Infineon * R. Woltjer, Philips * G. Le Carval, LETI J. Lorenz, Fraunhofer IIS-B * W. Schoenmaker, IMEC * supported by EC User Group UPPER+ T. Wada, Toshiba K. Nishi, SELETE Japanese TWG 16 industrial members C. Riccobene, AMD L. Richardson, HP M. Giles, INTEL M. Orlowski, Motorola M. Meyyappan, NASA V. Bakshi, SEMATECH E. Hall, Arizona State Univ. J.-H. Choi, Hynix K.H. Lee, Samsung

4 December 2002, ITRS 2002 Update Conference Key Messages Update of key messages from 2001 ITRS: Technology modeling and simulation is one of a few enabling methodologies that can accelerate development times and reduce development costs: Assessment up to 25% in 2001, expected to increase Cross-cut links to the other ITRS sections were established - major goal of ITWG activities to further extend these links Accurate technology experimental characterization is essential Modeling and simulation provides an embodiment of knowledge and understanding. It is a tool for technology/device optimization and also for training/education

4 December 2002, ITRS 2002 Update Conference Equipment related Equipment/feature scale Lithography Feature scale Front End, Back End Device IC-scale Circuit elements Package modeling Interconnect performance modeling Materials Modeling Numerical Methods Technology Modeling SCOPE & SCALES (Chapter sub-sections in blue)

4 December 2002, ITRS 2002 Update Conference Trends / changes from 1999/2000 edition of ITRS Increased need for fundamental materials modeling and relating those results to electronic properties ( e.g. gate stack ) Need much better techniques / methodologies for exploring end of the roadmap issues. Stronger need for RF simulation methodologies. Need greater tie between models and chip design methodologies Need better analytical and characterization techniques to aid in the development of predictive models. Relevance of advanced numerical methods and algorithms increasing & more detailed in roadmap Key Messages ( cont)

4 December 2002, ITRS 2002 Update Conference Trends / changes from 2001 edition of ITRS New long-term challenge Compact modeling including more physical models and statistics Two long-term challenges extended in scope Adapt summary of issues in challenges list to current technical progress and update of requirements (e.g. skip 248 nm) Details of near-term requirements adapted to current technical progress: - esp. lithography status and roadmap - esp. multi-level hierarchical simulation ITWG actions in 2002 Update 2001 tables Further increase interactions with other ITWGs & impact of simulation Key Messages ( cont)

4 December 2002, ITRS 2002 Update Conference Difficult Challenges > 65 nm (I)

4 December 2002, ITRS 2002 Update Conference Difficult Challenges > 65 nm (II)

4 December 2002, ITRS 2002 Update Conference Needs Efficient simulation of full-chip interconnect delay Accurate 3D interconnect model; inductance, transmission line models High-frequency circuit models including –non-quasi-static effects –predictive noise behavior –coupling Reduction of high-frequency measurements needed for parameter extraction for active and passive devices Difficult Challenges High-Frequency Circuit Modeling (>5Ghz) (From Philips)

4 December 2002, ITRS 2002 Update Conference Difficult Challenges Modeling of Ultra Shallow Dopant Distributions (Junctions, Activation), and Silicidation Needs Dopant models & parameters (damage, high-concentration, activation, metastable effects, diffusion, interface and silicide effects) in Si-based substrate, i.e. in Si, SiGe:C, (incl. strain), SOI and ultra-thin body devices Characterization tools for ultra- shallow geometries and dopant levels Source: A. Claverie, CEMES/CNRS, Toulouse, France

4 December 2002, ITRS 2002 Update Conference Difficult Challenges Modeling of Deposition and Etch Variations, and Feature Variations Across a Wafer Needs Fundamental physical data ( e.g. rate constants, cross sections, surface chemistry). Reaction mechanisms and reduced models for complex chemistries Linked equipment/feature scale models CMP (full wafer and chip level, pattern dependent effects) MOCVD, PECVD and ALD modeling Multi-generation equipment/wafer models Simulated across- wafer variation of feature profile for a sputter-deposited barrier.

4 December 2002, ITRS 2002 Update Conference Difficult Challenges Modeling of Lithography Technology Needs Predictive resist models (incl. mechanical stability and etch resistance) Line-edge roughness and its effect on circuit performance Resolution enhancement techniques; mask synthesis (OPC, PSM) 193 nm versus 157 nm evaluation and tradeoff methodologies. Multi-generation lithography system models Printing of defect on phase-shift mask: bump defect (top) vs. etch defect (lower)

4 December 2002, ITRS 2002 Update Conference Difficult Challenges Gate Stack Models for Ultra-thin Dielectrics Needs Electrical and process models for high-k gate dielectrics, metal gates, and alternative CMOS strcutures (Si-Ge, SOI and double gate) Model dielectric constant, bulk polarization charge, surface states, reliability, breakdown, and leakage currents including band structure, tunneling from process/materials and structure conditions MSI - Band structure - Carrier effective mass... Direct Applications - Defect states - Leakage current - Impurity transport - Processing recommendations... Use atomistic models to predict physical and electronic properties of materials; eg, HfO 2. Potentials in a thin SiO 2 layer. 25 nm MIT MOSFET Density of States and IV Curve V DS =1.2V

4 December 2002, ITRS 2002 Update Conference Difficult Challenges < 65 nm

4 December 2002, ITRS 2002 Update Conference Summary of New 2002 ITWG Recommendations Tables modified in details New long-term challenge Compact Modeling Including Statistics Two other long-term challenges broadened Long-term requirement for emerging devices: Nanoscale simulation capability including accurate quantum models Long-term requirement for Interconnect and Package Modeling - electrical/optical models: Reliability prediction in coupled modeling

4 December 2002, ITRS 2002 Update Conference More details given on poster Thank you