FEE design, What is available and what is next? Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
Daniel Belver 5. CBM Col. Meeting – GSI. March 11th The Front End Electronics for the HADES RPC wall (ESTRELA_FEE) Daniel Belver (University of Santiago.
Data Acquisition Risanuri Hidayat.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
Jochen Frühauf CBM-Collaboration Meeting
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
FOPI RPC-FEE specs and performance Mircea Ciobanu CBM collaboration meeting March 9-12, 2005 GSI-Darmstadt.
Tools for Discovery CAEN solutions for Diamond Detectors June 24 th 2011, Viareggio Giuliano Mini.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
R&D for single gap -Use the HARDROC ASICs, SiGe technology (well tested and available) HARDROC : 64-channel, 2-bin readout (3 comparators, 3 thresholds),
Trip-t testing progress report
1 SiPM studies: Highlighting current equipment and immediate plans Lee BLM Quasar working group.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Update on works with SiPMs at Pisa Matteo Morrocchi.
Daniel Belver IX Workshop on RPC and Related Detectors, Mumbai February 13-16th 2008 Performances of the Front End Electronics for the HADES RPC wall in.
FEE for Muon System (Range System) Status & Plans G.Alexeev on behalf of Dubna group Turin, 16 June, 2009.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
RIGEL: an Rpc-like sIgnals GEnerator for Laboratory testing N.Montes P.Amado, P.Fonte, J.A.Garzón, A.Gil University of Santiago de Compostela -Spain- labCAF.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
Picosecond timing of high energy heavy ions with semiconductor detectors Vladimir Eremin* O. Kiselev**, I Eremin*, N. Egorov***, E.Verbitskaya* * Physical-Technical.
Daniel Belver VIII Workshop on RPC and Related Detectors, Seoul October 10th 2005 The Front End Electronics for the HADES RPC wall (ESTRELA-FEE) Daniel.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
30th International Cosmic Ray Conference July , 2007, Merida, Yucatan, Mexico Performance of the 1.5 × 10 5 front-end electronics channel of the.
Transient Waveform Recording Utilizing TARGET7 ASIC
Setup for automated measurements (parametrization) of ASD2 chip
Fabio, Francesco, Francesco and Nicola INFN and University Bari
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
CTA-LST meeting February 2015
Analog FE circuitry simulation
Start Detector for pion experiments
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PADI for straw tube readout and diamonds for MIPs and for high precision tracking beam test – Jülich, Feb Jerzy Pietraszko, Michael Träger, Mircea.
Christophe Beigbeder PID meeting
Front-end electronic system for large area photomultipliers readout
Hellenic Open University
Multi-Pixel Photon Counter Readout Board
prototype PCB for on detector chip integration
X. Zhu1, 3, Z. Deng1, 3, A. Lan2, X. Sun2, Y. Liu1, 3, Y. Shao2
TLK10xxx High Speed SerDes Overview
ECE Computer Engineering Design Project
Presented by T. Suomijärvi
ASD-TDC joint test with MDT-CSM
Presentation transcript:

FEE design, What is available and what is next? Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI

Outline  A short description of what hardware we have in this moment, usable for future R&D works.  Summary for the next discussions.

FEE 1, a new lot of 20 pcb's are in production The FEE1 card was designed for the early stage R&D of the MMRPCs and is using standard hardware interfaces with commercial digitizers (TDC's, QDC's). It's based on three amplifier stages made with commercial low noise broad bandwidth MMICs, a PIN diode attenuator for the gain control and a fast ECL leading edge discriminator. The FEE1 card was designed for the early stage R&D of the MMRPCs and is using standard hardware interfaces with commercial digitizers (TDC's, QDC's). It's based on three amplifier stages made with commercial low noise broad bandwidth MMICs, a PIN diode attenuator for the gain control and a fast ECL leading edge discriminator. This card is used by many groups developing RPC as a FEE during the R&D on detector design: Germany (GSI-Darmstadt, PI-Heidelberg, FZD-Rossendorf), Korea (Seoul), Romania (NIPNE-Bucharest, in two research groups), Rusia (Moskau) and Spain (Santiago de Compostela). The final parameters of this 4 channel card are: maximum gain 400, bandwidth 1 GHz, noise referred to input ~20  VRMS, time resolution  tE =7 ps 5mV input signal), crosstalk between channels below -70 dB, power consumption 1.85 W/channel, dimensions 125 mm x 100 mm. The final parameters of this 4 channel card are: maximum gain 400, bandwidth 1 GHz, noise referred to input ~20  VRMS, time resolution  tE =7 ps 5mV input signal), crosstalk between channels below -70 dB, power consumption 1.85 W/channel, dimensions 125 mm x 100 mm.

FEE5  The FEE5 is a highly integrated 16 channels card which holds the basic features of FEE1 but has lower power consumption per channel and is connected directly with the custom designed digitizer TACQUILA 3. This board contains a fast test generator which can be remotely enabled or disabled, and receives from TACQUILA the threshold voltage and the latch enable/disable signals The final parameters which we reached for this card are: maximum gain of 220, bandwidth of 1.5 GHz, noise referred to input <25  VRMS,  =15ps 5mV input signal), crosstalk between channels less then -43 dB, power consumption of 0.51 W/channel, dimensions of 155 mm x 95 mm. The final parameters which we reached for this card are: maximum gain of 220, bandwidth of 1.5 GHz, noise referred to input <25  VRMS,  tE =15ps 5mV input signal), crosstalk between channels less then -43 dB, power consumption of 0.51 W/channel, dimensions of 155 mm x 95 mm. 400 cards were successfully build and 4200 channels are within FOPI

FEE-NINO 3 pcs

GSI-DVEE has developed a new tool for TACQUILA High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System K.Koch, E.Badura, 2007-IEEE Nuclear Science Symposium Conference Record, N15-23

This adapter allows Time over Threshold measurements The results of the time over threshold measurements are depicted in Fig. 5 and show an outstanding linearity of the pulse width (red line) and are in principle not limited to long pulses. The minimum pulse length is about 1ns. For comparison the data from the simultaneously obtained amplitude measurement with the QDC card of the TACQUILA system is shown (green line). In the case of the QDC, the range is restricted to 10 bit in the TACQUILA system. High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System K.Koch, E.Badura, 2007 IEEE Nuclear Science Symposium Conference Record, N15-23

And also Double-Hit measurements The result of double-hit measurements generated with double pulses on one input channel. With a single pulse width of 2ns, the minimum distance between two pulses is obtained to be about 7ns to get separated timing information.The timing resolution between two hits on one channel is the same as of two separate channels (<10ps) without using the double-hit card. High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System K.Koch, E.Badura, 2007 IEEE Nuclear Science Symposium Conference Record, N15-23

PADI Test pcb, 2pcs.

The PADI together with a SC Diamond (4 pixels) detector PADI test PCB LVDS-PECL Converter PCB Interface PCB +5V,GND,THRconnections Time Output's LAN-K5 cable ~2.1m ~2.1mConnection's with with SC Diamond Pixel Detector September , 2007 Dresden

Summary for the next discussions:  From 20 FEE1 which are in production now, - 4 pcs for Daniel Stach FZD – Rossendorf - 4 pcs for V.Ammosov and F.Guber ITEP – Moscow - 2 pcs for India

We acknowledge the support of the European Community- We acknowledge the support of the European Community- Research Infrastructure Activity under the FP6 "Structuring the European Research Area" programme (HadronPhysics, contract number RII3-CT ).