PeterJ Slide 1 Sep 4, 2008 8B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.

Slides:



Advertisements
Similar presentations
Physical Layer: Signals, Capacity, and Coding
Advertisements

Doc.: IEEE /404r0 Submission July 2001 Georg Dickmann, BridgeCo AG.Slide 1 AV Timing Limits BridgeCo AG Georg Dickmann
Practical Considerations for Digital Design
Chapter 11 Practical Considerations for Digital Design William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.
1 Chapter Six - Errors, Error Detection, and Error Control Chapter Six.
5 Qubits Error Correcting Shor’s code uses 9 qubits to encode 1 qubit, but more efficient codes exist. Given our error model where errors can be any of.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 11 - Data Communications.
Chapter 6: Errors, Error Detection, and Error Control
Chapter 6 Errors, Error Detection, and Error Control
Astable multivibrators I
Error Detection/Correction Section 1.7 Section 3.9 Bonus Material: Hamming Code.
LECTURE 5 CT1303 LAN. DATA ENCODING Digital signal: is a sequence of discrete, discontinuous voltage pulses. Each pulse is a signal element Binary data.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Clause 6.
Introduction to the Common Electrical Interface (CEI)
A Serial Link Transmitter with 8b10b coding in Monolithic Active Pixel Sensors Guy Doziere, Quan Sun, Olav Torheim K. Jaaskelainen IPHC Strasbourg.
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
Institute for Experimental Mathematics Ellernstrasse Essen - Germany Data communication line codes and constrained sequences A.J. Han Vinck Revised.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
© Janice Regan, CMPT 128, CMPT 371 Data Communications and Networking Digital Encoding.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Multi Level, Multi Transition & Block Codes
ECS 152A 4. Communications Techniques. Asynchronous and Synchronous Transmission Timing problems require a mechanism to synchronize the transmitter and.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
1 Kyung Hee University Data Link Protocols. 2 Kyung Hee University 11 장 Data Link Control and Protocols 11.1 Flow and Error Control 11.2 Stop-and-Wait.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Data Communications & Computer Networks, Second Edition1 Chapter 6 Errors, Error Detection, and Error Control.
Chapter 6: Errors, Error Detection, and Error Control Data Communications and Computer Networks: A Business User’s Approach Third Edition.
BTeV Pixel Detector Optical link receiver chip Data In and Out project.
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
1 FEC framing and delineation Frank Effenberger Huawei Technologies, US Dec. 5, 2006.
Physical Layer Issues and Methods Outline Physical Layer Overview Non-Return to Zero Manchester 4B/5B.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel.
Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.
FEC framing and delineation Frank Effenberger Huawei Technologies, US Dec. 5, 2006.
Status and Plans for Xilinx Development
1 HOLA status – February 2011 ● What's been done: ● Firmware for Cyclone IV FPGA for Tang's board – Emulation of TLK2501 transmission protocol – Flow control.
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Serial mode of data transfer
Chapter 4. Digital Transmission
Subject Name: Digital Communication Subject Code: 10EC61
A few notes on Altera transceivers
Data Communication Networks
On Behalf of the GBT Project Collaboration
CPE/EE 422/522 Advanced Logic Design L03
Introduction King Saud University
ECE 434 Advanced Digital System L05
ECE434a Advanced Digital Systems L06
Interfacing Data Converters with FPGAs
Ethernet – CSMA/CD Review
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
CSCI-1680 Physical Layer Link Layer I
MPC–SP Synchronization
Fiber Optic Transmission
Digitally subtracted pulse between
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
Introduction 1st semester King Saud University
Presentation transcript:

PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup

PeterJ Slide 2 Sep 4, 2008 Flip Flop D C Q Transmission system General Clock 1 Gbps = 1 ns = 20 cm

PeterJ Slide 3 Sep 4, 2008 Flip Flop D C Q Transmission system Propagation Delay Clock Data Unequal propagation delay 10 1 Gbps ????

PeterJ Slide 4 Sep 4, 2008 Transmission system Clock Data Recovery Flip Flop D C Q Clock Data CDR If there are enough edges in the data then the clock can be recovered from the data using a PLL PLL Combine Clock and Data!

PeterJ Slide 5 Sep 4, 2008 Code Properties 1.Provide enough edges in the data to enable Clock Recovery

PeterJ Slide 6 Sep 4, 2008 Transmission system Receiver Threshold Flip Flop D C Q Clock Data CDR Receiver Threshold refers to “Ground” which must be the same potential as “Ground” at the transmitter! Jitter!

PeterJ Slide 7 Sep 4, 2008 Use Differential signalling! Transmission Flip Flop D C Q Clock Data CDR Receiver Threshold is halfway positive and negative signal Common mode voltage difference between transmitter and termination at the receiver can result in excessive currents I cm Use AC Coupling Capacitors… Need DC Balance!

PeterJ Slide 8 Sep 4, DC Balance ?0 Define a maximum Run Length Sent equal amount of ‘1’s and ‘0’s (Running Disparity)

PeterJ Slide 9 Sep 4, 2008 Receiver Automatic Gain Control Gain Time Gain Time Again: maximum Run Length

PeterJ Slide 10 Sep 4, 2008 Code Properties 1.Provide enough edges in the data to enable Clock Recovery 2.Maximum Run Length and DC Balance

PeterJ Slide 11 Sep 4, B/10B coding Maximum run length = 5 Running Disparity => DC Balance 8 bits => 256 different values 10 bits => 1024 different values 8B10B code is built out of: (5 to 6 bit code) + (3 to 4 bit code)

PeterJ Slide 12 Sep 4, B/10B coding Not all 1024 values are useful. –For example “ ” has run length 6 For most of the 256 (8B) values a positive and a negative 10B value is selected depending on the “Current Running Disparity” –For example: D7.0 = (Current RD-) D7.0 = (Current RD+) So about 512 useful values are selected from 1024… There are still a few codes left!

PeterJ Slide 13 Sep 4, B/10B coding table 256 “Data” Characters:

PeterJ Slide 14 Sep 4, B/10B coding table There were still a few codes left! 12 “Special” K Characters: Comma Characters “The only patterns that have 5 consecutive ‘1’s or ‘0’s

PeterJ Slide 15 Sep 4, B/10B code “K” Characters Comma characters K28.1/K28.5/K28.7 are used word alignment D31.3D11.3 D0.0 K28.5D16.2 Create “ordered sets” –For example Fibre Channel Start Of Frame (SOF) = K28.5/D21.5/D23.0/D23.0 –K30.7 = Error Propagate –K28.3 = Carrier Extend ??.?

PeterJ Slide 16 Sep 4, B/10B code properties 1.Provide enough edges in the data to enable Clock Recovery 2.Maximum Run Length and DC Balance 3.Add special characters –Comma for word alignment –Control characters

PeterJ Slide 17 Sep 4, 2008