Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.

Slides:



Advertisements
Similar presentations
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Advertisements

A Resonant Clock Generator for Single-Phase Adiabatic Systems Conrad H. Ziesler Marios C. Papaefthymiou University of Michigan, Ann Arbor, MI Suhwan Kim.
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
FREQUENCY SHIFT KEYING
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors 1 Alireza Mahmoodi and Dileepan Joseph University of.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Ultra Low Power PLL Implementations Sudhanshu Khanna ECE
Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.
A Digitally Programmable Polyphase Filter for Bluetooth By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department.
A FULLY INTEGRATED MOS-C CURRENT-MODE IF FILTER FOR BLUETOOTH by Hussain Alzaher Electrical Engineering Department King Fahd University of Petroleum &
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Phase Locked Loop Design Matt Knoll Engineering 315.
Designs and Implementation Ring Detector circuit Design: Ring Detector circuit Design:
Phase Locked Loops Continued
ALL-DIGITAL PLL (ADPLL)
GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
Worcester Polytechnic Institute
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
1 Chelmsford Amateur Radio Society Advanced Licence Course Murray Niman G6JYB Slide Set 6: v1.01, 1-Oct-2004 (4) Transmitters - Principles & Synthesisers.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,
Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment Martin Vandepas, Kerem Ok, Anantha.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Fully TID-Hardened Gigabit Ethernet Transponder Based On A Proprietary Library of SCL Cells Presentation By: Jeb Binkley Vladimir.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
Delay Locked Loop with Linear Delay Element
A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan.
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Work Package 2 Radiation-hard ASIC building blocks.
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
RF Systems Phase Detector Filter Voltage Controlled Oscillator for PLL
CMOS Analog Design Using All-Region MOSFET Modeling
Low Power, High-Throughput AD Converters
End OF Column Circuits – Design Review
EE 597G/CSE 578A Final Project
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
Chapter 4 Bandpass Circuits Limiters
All-Synthesizable 6Gbps Voltage-Mode Transmitter for Serial Link
Phase-Locked Loop Design
Transmitters Advanced Course requires a detailed knowledge of Transmitters and Receivers This session covers Transmitter Block Diagrams, Oscillators and.
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Lecture 22: PLLs and DLLs.
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
All-Synthesizable 6Gbps Voltage-Mode Transmitter for Serial Link
Presentation transcript:

Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico Albuquerque, NM Ryan Helinski, Thomas LeBoeuf, Colby Hoffman, and Payman Zarkesh-Ha A Linear Digital VCO for Clock Data Recovery (CDR) Applications Department of Electrical & Computer Engineering

Slide: 2International Conference on Electronics, Circuits, and Systems 2010 Outline  Motivation  Basic Building Blocks  Clock-Data Recovery Circuit  Layout Design and Fabrication  Test and Measurement Results  Conclusion

Slide: 3International Conference on Electronics, Circuits, and Systems 2010 Motivation  Demands for multi-gigabit SerDes (e.g. gigabit Ethernet, PCI express, and hard disk drive Interface)  Lower V DD requires higher gain VCO, which results in higher noise sensitivity  Dual-control VCO for fine and course tunes becomes very attractive Output Frequency Dual-control VCO Fine Control Course Control Low gain High gain

Slide: 4International Conference on Electronics, Circuits, and Systems 2010 Ring-Oscillator-Based VCO  Pros  Easy to Implement in a Small Area  Robustness over Process and Temperature Range  Cons  Limited Control Voltage Range  Limit Output Swing  Highly Non-Linear Characteristics [Sidiropoulos’00]

Slide: 5International Conference on Electronics, Circuits, and Systems 2010 Basic Proposed Delay Element V DD CLCL V in V out I ref M1M2 M3M4 V in V out I ref t d = C L V DD 2I ref

Slide: 6International Conference on Electronics, Circuits, and Systems 2010 Detail CDR Circuit Diagram V DD CLCL V out M1M2 M3M4 M6 M7 V DD M8 V DD M9 V DD M5 V course V fine

Slide: 7International Conference on Electronics, Circuits, and Systems 2010 High-level Block Diagram of SerDes

Slide: 8International Conference on Electronics, Circuits, and Systems 2010 Detail Schematic of the Serializer  The serializer clock is generated internally with a gated ring oscillator  The input digital data (A_0 to A-7) is then serialized using a chain of shift register  The input send is used to trigger the send command

Slide: 9International Conference on Electronics, Circuits, and Systems 2010 Serializer Layout

Slide: 10International Conference on Electronics, Circuits, and Systems 2010 Detail Schematic of the Deserializer  The serializer clock is generated by the CDR circuit  The input serial data S_IN is then deserialized using chain of shift registers  The deserialization starts automatically once the start bit is detected.

Slide: 11International Conference on Electronics, Circuits, and Systems 2010 Deserializer Layout

Slide: 12International Conference on Electronics, Circuits, and Systems 2010 Clock and Data Recovery (CDR) Circuit  The CDR circuit consists of Hogge phase detector, 2) Charge pump and loop filter, and 3) the proposed voltage controlled oscillator

Slide: 13International Conference on Electronics, Circuits, and Systems 2010 Clock and Data Recovery (CDR) Layout

Slide: 14International Conference on Electronics, Circuits, and Systems 2010 LVDS Transmitter and Receiver  Better noise control and lower power consumption is provided by low-voltage differential signaling (LVDS)

Slide: 15International Conference on Electronics, Circuits, and Systems 2010 LVDS Transmitter and Receiver Layout

Slide: 16International Conference on Electronics, Circuits, and Systems 2010 The SerDes Testchip Layout Photograph  Chip size = 1.5mm x 1.5mm

Slide: 17International Conference on Electronics, Circuits, and Systems 2010 The VCO Specifications  MOSIS 0.5um ON Semiconductor CMOS Process  VCO center frequency of 89 MHz  VCO gain of 6MHz/V  VCO frequency range from 81MHz to 100MHz

Slide: 18International Conference on Electronics, Circuits, and Systems 2010 VCO Frequency versus Control Voltage

Slide: 19International Conference on Electronics, Circuits, and Systems 2010 SerDes BER Characteristics

Slide: 20International Conference on Electronics, Circuits, and Systems 2010 SerDes Test Waveforms at 90MHz  Test patterns: 0x5C and 0x11  Successful transmission  Transmission length feet  Lock frequency of 90 MHz  LVDS voltage of 3.705V

Slide: 21International Conference on Electronics, Circuits, and Systems 2010 SerDes Characterization Summary

Slide: 22International Conference on Electronics, Circuits, and Systems 2010 Conclusion  A linear dual control VCO circuit was proposed.  To prove the concept a testchip of SerDes was demonstrated using the proposed CDR concept.  The testchip was manufactured using 0.5um ON semiconductor through MOSIS.  The measurements demonstrate that the CDR concept is practical and can be scalable to higher frequency ranges.

Slide: 23International Conference on Electronics, Circuits, and Systems 2010 Acknowledgement  The support of educational MOSIS program to manufacture the chip is greatly appreciated.