Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP.

Slides:

Advertisements

Similar presentations

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Advertisements

Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.

EPICS Collaboration Meeting Fall 2012, October 22 to 26, 2012, PAL Timing Solution for the TPS Project October 22, 2012 Chun-Yi Wu Instrumentation and.

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa

26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.

Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI MRF workshop, Prague, Eli Beamlines Paul Scherrer Institut SwissFEL Timing System.

Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,

Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*

Stephanie Allison Facility Advisory Committee Meeting Apr 16, 2007 Timing and Event System S. Allison, M. Browne, B. Dalesio, J.

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

LCLS-II Linac LLRF Control System – L1, BC1 Zheqiao Geng Final Design Review May 7, 2012.

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 TPS Timing System & Plan of Machine Protection System TPS Timing System & Plan of Machine.

INTRODUCE OF SINAP TIMING SYSTEM

Synchronous Device Interface at NSLS-II Yuke Tian Control Group, NSLS-II, BNL (May 1, 2009 EPICS Collaboration Meeting, Vancouver)

ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 8.

Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.

Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI EPICS Meeting, Saclay Paul Scherrer Institut SwissFEL Timing System Babak Kalantari.

SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.

Booster Cogging Upgrades Craig Drennan, Kiyomi Seiya, Alex Waller.

Status of BEPCII Timing System Presented by Ge Lei IMAC 2006.

John Dusatko 2012 EPICS Timing Workshop The SLAC Timing System April 24, The Accelerator Timing System at SLAC: Experiences, Ideas & Future Plans.

Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.

LCLS-II Linac LLRF Control System – L2, L3 Zheqiao Geng Preliminary Design Review May 7, 2012.

Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.

Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.

EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,

The PITZ Timing System Frank Tonisch DESY - Zeuthen.

DFC on behalf of controls software and electronics groups Tango meeting March 19 th 2007 Status of Alba Controls.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.

SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China

Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.

EPICS Collaboration Meeting Timing Workshop April 24, 2012.

Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.

Kazuro Furukawa, KEK, Jan Accelerator Controls at KEK EPICS Workshop 2009, RRCAT, India 1 Event System at KEK Kazuro Furukawa, KEK KEKB and Linac.

Timing System of the Swiss Light Source Timo Korhonen Paul Scherrer Institute, Switzerland 1. Introduction 2. Components and technology 3. SLS Timing Application.

October, 2009 Controls System Kevin Brown/Brian Oerter October, 2009 Internal Review.

IMAC 2007BEPCII Timing System Status1 Event timing system for BEPCII storage ring commissioning Presented by G. Lei May 2007.

Stephen Norum LCLS Oct. 12, LCLS Machine Protection System Outline Overview of interim MPS Update on the interim MPS.

BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.

LLRF FOR CHOPPER Grégoire Hagmann Philippe Baudrenghien BE/RF/FB February 24th, 2013.

1 BROOKHAVEN SCIENCE ASSOCIATES Power Supply Status George Ganetis Power Supply Status ASAC Review October 22-23, 2009.

Sophie BARON, PH-ESSLEADE, 15/06/06 1 TTC upgrade Status May 2006  Overview  AB/RF optical links  Receiver crate  Status and schedules  Documentation.

CSNS Timing System G. Lei Feb Page CSNS Timing System Feb Contents of this talk Breif introduction to CSNS Requirement investigation Strategy:

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.

BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.

ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.

RF acceleration and transverse damper systems

SLAC I&C Division / EE Department

Outline Introduction to LCLS Some background on SLAC Timing

ATF/ATF2 Control System

Timing and Event System S. Allison, M. Browne, B. Dalesio, J

TTC system for FP420 reference timing?

A Portion of the SCP RF Control System LCLS Related

Timing and Event System for the LCLS Electron Accelerator

Data Transmission System Digital Design Chris Langley NRAO

SLS & Diamond Timing System update

Timing and Event System S. Allison, M. Browne, B. Dalesio, J

Digitally subtracted pulse between

EVG-to-EVR Data Transfer (Dayle Kotturi)

Breakout Session: Controls

LCLS Machine Protection System

Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,

Presentation transcript:

Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Outline v1 timing system structure v1 hardware v1 performance v1 in PLS-II v2 timing system structure v2 hardware

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division SINAP v1 timing system structure

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Hardware List SINAP v1 timing system: EVG EVR FANOUT TTL VME Transition Board Plastic fiber VME Transition Board Multimode fiber O/E Plastic fiber O/E

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division EVG VME 6U module; A16D32 addressing Input: 1ch RF clock (0 – 10 dBm) 1ch AC line (3Vp-p typical) Output: 1ch multi-mode fiber 1ch Sequence RAM trigger (TTL)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division EVR VME 6U module; A16D32 addressing Input: 1ch multi-mode fiber 1ch interlock input (TTL) Output: 3ch TTL trigger/clock 3ch LVPECL trigger/clock 1ch CML RF recovery clock 2ch Multi-mode fiber trigger

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division FANOUT VME 6U module Input : 1ch multimode fiber Output: 12ch multimode fiber

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division TTL VME Transition Board VME transition board Output: 14ch TTL trigger

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Plastic Fiber VME Transition Board VME transition board; Output: 14ch optic trigger ( Agilent HFBR-1528 )

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Multi-mode Fiber O/E Standalone module Input: 1ch multi-mode fiber 1ch power supply (24V/1A) Output: 1ch TTL (50ohm)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Plastic Fiber O/E Standalone module Input: 1ch multi-mode fiber 1ch power supply (24V/1A) Output: 1ch TTL

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Performance Testing Stability coding-decoding error

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Performance Testing Jitter EVR TTL output < 6ps

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Performance Testing Jitter Multi-mode O/E output < 10ps

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division MRF Jitter Performance EVR TTL output > 18ps

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Performance Testing Phase Shift Phase shift with temperature changing (35ps/ ℃ )

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division v1 in PLS-II in LINAC control room in RF station (EVG)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division v1 in PLS-II in Klystron & Modulator in E-gun

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division V1 in PLS-II in Storage Ring in Kicker station

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division SINAP v2 timing system structure

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division System Design Synchronization Broadcasting mode

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division System Design Deterministic Data Transfer Switching mode

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division System Design Frame Format 1 byte for trigger code 1 byte for data frame The minimum interval of trigger is 8ns (2.5Gbps).

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division System Design Data Frame Format 4 bytes for address; 8 bytes for data; 1 byte for K28.3 The maximum data transfer rate is 76.9MB/s (2.5Gbps)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division Hardware list SINAP v2 timing system: VME-EVO VME-EVE PLC-EVR STD-OE

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVO Configured to EVG, EVR and FANOUT by software VME 6U module, A16D32 addressing Input: 1 RF clock (0 – 10dBm) 1 interlock / AC-line (TTL) 1 fiber (SFP module) Output: 8 fiber (SFP module)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVO Configure to EVG

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVO Configure to FANOUT

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVO Configure to EVR

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVE Configured to EVR VME 6U module, A16D32 addressing Input: 1 interlock (TTL) 1 fiber (SFP module) Output: 8 outputs (TTL) 1 RF recovery clock

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVE

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVE RF recovery clock 0x003ff -> event clock 0x03c1f -> 2x event clock 0x18c63 -> 4x event clock …

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division VME-EVE RF delay (0,0,0xfffff,0xfffff) -> (0,0x1,0xffffe,0xfffff) 1/20 event clock delay (Synchronized with RF clock)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division PLC-EVR Yokogawa FAM3 series, 1-slot module Input/Output register mode external 5V/3A DC power supply is required Input:1 fiber (SFP module) Output: 4 outputs (TTL)

束测控制部电子学组 Electronics Group, Beam Instrumentation & Control Division STD-OE 19 inches 1U standard chassis 110/220V 50-60Hz AC power supply Input:4 fiber (SFP module) Output: 4 outputs (TTL)