P. Denes 02.02 Page 1 FPPA-Clock Clocks FPPA From CTRL To all FPPA ADC Clocks are received by CTRL chip and distributed as PECL signals to the FPPAs (in.

Slides:



Advertisements
Similar presentations
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
Advertisements

1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.
Analog-to-Digital Converter (ADC) And
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
Data Acquisition ET 228 Chapter
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
Digital to Analog and Analog to Digital Conversion
Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.
Lecture 9: D/A and A/D Converters
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
Interfacing Analog and Digital Circuits
5-1 Analogue Input/Output Many sensors/transducers produce voltages representing physical data.  To process transducer data in a computer requires conversion.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Embedded Systems Development and Applications
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
EET260: A/D and D/A converters
Reconfigurable Computing - Clocks John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western Australia.
Wien-Bridge Oscillator Circuits. Why Look At the Wien-Bridge? It generates an oscillatory output signal without having any input source.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Introduction to Analog-to-Digital Converters
Analogue Input/Output
Molly, Gwyn, Sam, and Eric.  We had assumed that components should have a rated current no more than mA above the requirement.  Fred says that.
Astable multivibrators I
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
A 10 bit,100 MHz CMOS Analog- to-Digital Converter.
Digital data acquisition1 Measuring ? „Wer misst, misst Mist.“ numeric result Sensing, Signal Processing Evaluation Physical/Chemical Property Physical/Chemical.
Digital-to-Analog & Analog-to- Digital Conversion Anuroop Gaddam.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
2.5Gbps jitter generator Part 1 final presentation.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Jean-Marie Bussat – October 16, FPPA2000 Bias generator.
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Resistance to Frequency Converter Amol Mupid Andrew Ricketts.
The Chicago Half of Champ
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Mar. 14th, 2006 EE597G Presentation:
Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.
Resistance to Frequency Converter Amol Mupid Andrew Ricketts.
14 June 2002 P.Pangaud FPPA2001 2nd Design Review 1 FPPA Analog Output Buffer Modifications Outline Status Slew Rate Bias lines disturbance Modifications.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Feb. 6th, 2006 EE597G Presentation:
P. Denes Page 1 FPPA2001_FPUA Bias Current Modifications to FPUA  The analog part of the FPU (T/H, Comparator, Mux) is the one part of the FPPA.
Analog to Digital Converters
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Low Power, High-Throughput AD Converters
Requirements for the PS/PSB TFB board 1 Alfred Blas Working group meeting - 07 December Sampling frequency 2.Required Delayed Clocks.
HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.
Low Power, High-Throughput AD Converters
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
Digital-to-Analog Analog-to-Digital Week 10. Data Handling Systems  Both data about the physical world and control signals sent to interact with the.
CMOS Analog Design Using All-Region MOSFET Modeling
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
Digital-to-Analog Analog-to-Digital
Low Power, High-Throughput AD Converters
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
Sampling. Introduction  Sampling refers to the process of converting a continuous, analog signal to discrete digital numbers.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 13 Interfacing with the Analog World.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
Digital-to-Analog Analog-to-Digital
Quiz: Determining a SAR ADC’s Linear Range when using Instrumentation Amplifiers TIPL 4102 TI Precision Labs – ADC Hello, and welcome to the TI Precision.
Integrated Circuits for the INO
Digital-to-Analog Analog-to-Digital
Created by Luis Chioye Presented by Cynthia Sosa
MCP Electronics Time resolution, costs
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
Chapter 7 Converters.
Presentation transcript:

P. Denes Page 1 FPPA-Clock Clocks FPPA From CTRL To all FPPA ADC Clocks are received by CTRL chip and distributed as PECL signals to the FPPAs (in parallel) Each FPPA re-generates the clock for the ADC (this is because the ADC clock is at a non-standard voltage, and to save power.

P. Denes Page 2 FPPA-Clock FPPA2000 Timing Signal Ideal Clock FPU Clock FPU Out TRACK HOLD ADC Clock N t A FPU t DEL N HOLD t A ADC

P. Denes Page 3 FPPA-Clock Switch Structure 40 MHz HI LO

P. Denes Page 4 FPPA-Clock Schematic Level

P. Denes Page 5 FPPA-Clock In Detail Response depends on this slew rate

P. Denes Page 6 FPPA-Clock Post-Layout FPU Simulation 1+ TeV signal x33 x5 x1 x5 x9

P. Denes Page 7 FPPA-Clock Sampling H S Slew 33 H S H S “scaled by eye” Decide: Change Range H  S Recovery

P. Denes Page 8 FPPA-Clock Overall Chain - Settling and Propagation Time T/HBUFMUXOutBUF Clocks

P. Denes Page 9 FPPA-Clock Schematic-Level Timing MUXout FPUout CKAD >5 ns between FPUout and CKAD

P. Denes Page 10 FPPA-Clock Post-Layout Timing MUXout FPUout CKAD Marginal.

P. Denes Page 11 FPPA-Clock 4 Effects CKADTiming Ref. MX i MUX Select HI MUXout MX turning off FPUout MX i HI MUXout FPUout PRE POST Delay 1.3 ns Slew Rate Delay (0.5 ns)+Settling

P. Denes Page 12 FPPA-Clock FPU Data Bits Note ~6 ns delay between CKAD and FPU0…

P. Denes Page 13 FPPA-Clock End of FPPA2000 Part

P. Denes Page 14 FPPA-Clock FPPA2000/1 Timing CK In CK ADC CK S/H CK In CK ADC CK S/H Delay (Fixed) Delay (Var.) FPPA2000 FPPA2001 Add delay to allow clock adjustment

P. Denes Page 15 FPPA-Clock FPPA2001 Timing Signal Ideal Clock FPU Clock FPU Out TRACK HOLD ADC Clock N t A FPU t DEL N HOLD t A ADC tt

P. Denes Page 16 FPPA-Clock Original FPPA clock distribution Input Stage and ADC clock level translator ADC clock buffer Level translator Clock distribution Tree t P =760pst P =670ps t P =180ps t P =415ps t P =235ps t P =318ps ADC S1 470ps S1 Post-layout simulation delays

P. Denes Page 17 FPPA-Clock New Clock Distribution Internal Clock Delay ADC Clock buffer ADC Clock Delay Clock distribution Tree Level adapter Clock Input 393ps111ps126ps 285ps 511ps 126ps 6.2ns 111ps 297ps 111ps tt S1 to Clock ADC delay adjustable From -1ns to 6ns

P. Denes Page 18 FPPA-Clock ADC Clock Delay ADC Clock level converter Buffer Delay control current input External resistor Clamp voltages generators SwingOffset

P. Denes Page 19 FPPA-Clock Delay Cell Current switchClamp circuit 250f

P. Denes Page 20 FPPA-Clock Delay Cell characteristics IDID IDID IN I ON O  t=1.15ns Id=100μA  t = 22 ps/K  (I D  3.2V/external resistance)