Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

Slides:

Advertisements

Similar presentations

Transmission Gate Based Circuits

Advertisements

CSET 4650 Field Programmable Logic Devices

A Robust, Fast Pulsed Flip- Flop Design By: Arunprasad Venkatraman Rajesh Garg Sunil Khatri Department of Electrical and Computer Engineering, Texas A.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Digital Logic Chapter 5 Presented by Prof Tim Johnson

555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.

NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.

A Leakage Current Replica Keeper for Dynamic Circuits  Based on the work presented in “A leakage Current Replica Keeper for Dynamic Circuits” by: Yolin.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Lecture 8: Clock Distribution, PLL & DLL

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.

Introduction to Analog-to-Digital Converters

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Lecture 5 – Power Prof. Luke Theogarajan

8-Bit Gray Code Converter

Lecture 7: Power.

Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.

Fast sampling for Picosecond timing Jean-François Genat EFI Chicago, Dec th 2007.

Buck Regulator Architectures

555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.

Phase Locked Loops Continued

Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai

Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.

ALL-DIGITAL PLL (ADPLL)

A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling Dian Huang Ying Qiao.

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Self-Biased, High-Bandwidth, Low- Jitter 1-to-4096 Multiplier Clock Generator PLL Based on a presentation by: John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.

1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,

An Ultra Low Power DLL Design

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

1.  Why Digital RF?  Digital processors are typically implemented in the latest CMOS process → Take advantages scaling. (e.g. density,performance) 

Logic Synthesis For Low Power CMOS Digital Design.

MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.

DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Delay Locked Loop with Linear Delay Element

A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan.

MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.

Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.

A 10b Ternary SAR (TSAR) ADC with Decision Time Quantization Based Redundancy Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, Un-Ku Moon.

McGill Increasing the Time Dynamic Range of Pulse Measurement Techniques in Digital CMOS Applications of Pulse Measurement: Duty-Cycle Measurement Pulsed.

12/14/2010Sophia University Solid –State Circuits & Devices Laboratory 1 A low-power delta-sigma modulator using dynamic-source-follower integrators Ryoto.

1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:

Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,

Project: security lock system Idea: –Create a 4bit password using switches –Send data serially (one bit at a time) using an LED –Receive the code serially.

Patricia Gonzalez Divya Akella VLSI Class Project.

Analog to Digital Converters

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.

Physical Properties of Logic Devices Technician Series Created Mar

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.

Phase-Locked Loop Design PREPARED BY:- HARSH SHRMA ( ) PARTH METHANIYA ( ) ARJUN GADHAVI ( ) PARTH PANDYA (

1 D. BRETON 1, L.LETERRIER 2, V.TOCUT 1, Ph. VALLERAND 2 (1) LAL ORSAY - France (2) LPC CAEN - France Super Nemo Absolute Time Stamper A high resolution.

End OF Column Circuits – Design Review

Digital Decode & Correction Logic

R&D activity dedicated to the VFE of the Si-W Ecal

Project: security lock system

Timing Analysis 11/21/2018.

Phase-Locked Loop Design

Presentation transcript:

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication

Outline 1. Introduction and Motivation 2. Background 3. Our Works and simulations 4. Conclusions and Future Works

Introduction and Motivation Delay Locked Loops (DLL) are extensively used for multiphase clock generation in SoC and in clock and data recovery circuits. DLL`s counterpart Phase Locked Loops(PLL) suffer from instability due to PVT variation and noise. Very few researchers have looked into the effect of voltage scaling on DLL performance.

Design Challenges Design challenges when voltage supply is scaled down Appropriate device sizes in the critical path, Ensuring correct duty cycle at output frequency. Keeping static phase error within bounds.

Background (Mesgardazeh et. al) Possible to redesign with reduced components but same performance at operating frequency.

Block diagram

Phase Detector C2MOS DFF with Reset option. Critical path devices are sized to ensure faster charging and discharging at the desired frequency range. Freq Minimum Resolution Power(uW) 1GHz45p40 700M55p M55p M55p M55p39.62

Delay Line Binary weighted switched capacitors control the delay per stage.

Delay Line Design Delay per stage, At lock in condition The switching voltage should be adjusted at V DD /2 to avoid duty cycle error. **

Counter 8 bit binary up down counter with reset and hold options. The counter is power and clock gated to reduce power when the clock phases are aligned. During Sleep mode the counting states are held in a latch. Power without gating = 9.1uW Power with gating = 2.72 uW 70 % Power saved with gating Gating Effect Started

Edge Combiner XOR Gate Based Edge Combiner. Generates 4 times the reference frequency To ensure proper duty cycle the Devices in the critical path must be sized properly. Sizing also depends on operating frequency range.

Full Waveform

Process Variation Process Corner Static Phase error (ps) Lock in time at 200 MHz TT5050 cycles SS5555 cycles FS4750 cycles SF4550 cycles (also duty cycle mismatch) FF4560 cycles

Performance This workIEEE Tran 08JSSC 09VLSI Symp 07 TypeAll DigitalDigital Process45nm0.35 um90nm0.13um Supply0.7V3.3V1V1.2V Frequency Range 80 MHZ - 200MHz MHz2GHz1.6GHz Static Phase Error 55ps N/A Lock in time Between 28 to 110 Cycles 16 cycles N/A Power120uW17mW7mW6mW

Conclusion We have designed a ultra low power all digital DLL operating at MHz with 0.7V supply and 120uW. The DLL can be scaled down to operate at further low voltage by adjusting the critical path device widths

Thank You