EEE2243 Digital System Design Chapter 5: Arithmetic Logic Unit by Muhazam Mustapha, March 2012.

Slides:



Advertisements
Similar presentations
1 ECE 4436ECE 5367 Computer Arithmetic I-II. 2 ECE 4436ECE 5367 Addition concepts 1 bit adder –2 inputs for the operands. –Third input – carry in from.
Advertisements

Documentation Standards
Princess Sumaya University
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Chapter 7. Register Transfer and Computer Operations
4-bit adder, multiplexer, timing diagrams, propagation delays
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Adders, subtractors, ALUs
Learning Outcome By the end of this chapter, students are expected to understand a few elementary components in digital system Decoder Multiplexer Demultiplexer.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}
EEE2243 Digital System Design Chapter 5: Simple Design Case Studies by Muhazam Mustapha, February 2011.
L26 – Datapath ALU implementation
EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
Chapter 4 Computer Design Basics. Chapter Overview Part 1 – Datapaths  Introduction  Datapath Example  Arithmetic Logic Unit (ALU)  Shifter  Datapath.
EEE2243 Digital System Design Chapter 3: Verilog HDL (Combinational) by Muhazam Mustapha, January 2011.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
EKT 221 : Chapter 4 Computer Design Basics
CPU The Central Processing Unit (CPU), has 3 main parts: Control Unit Arithmetic and Logic Unit Registers. These components are connected to the rest.
ALU & CPU Computer Architecture. Introducing ALU ALU: Arithmetic & Logic Unit –Performs arithmetic operations Addition Subtraction –Performs logic operations.
CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits
Learning Outcome By the end of this chapter, students are expected to understand the design, operation and block diagram of the following datapath components:
Cpu control.1 2/14 Datapath Components for Lab The Processor! ( th ed)
1 CSE 140L Discussion How to design your CPU (and how it works!)
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
Simple ALU  Half adder  Full adder  Constructing 4 bits adder  ALU does several operations  General ALU structure  Timing diagram of adder  Overflow.
EEE2243 Digital System Design Chapter 7: RTL Design by Muhazam Mustapha, March 2011.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.
PICo Arithmetic and Logic Unit The Need for Speed (with minimal area and power)
REGISTER TRANSFER AND MICROOPERATIONS
Combinational Circuits
Logic Gates.
Lecture 11: Hardware for Arithmetic
REGISTER TRANSFER AND MICROOPERATIONS
Computer Science 210 Computer Organization
Computer Design Basics
More Devices: Control (Making Choices)
COMP541 Datapaths I Montek Singh Mar 28, 2012.
Chap 7. Register Transfers and Datapaths
Homework Reading Machine Projects Labs
Basics of digital systems
Morgan Kaufmann Publishers
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
Unit5 Combinational circuit and instrumentation system.
Computer Science 210 Computer Organization
EEL 3705 / 3705L Digital Logic Design
Lecture 11: Hardware for Arithmetic
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
MicroBaby Datapath.
By: A. H. Abdul Hafez CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
L25 – Datapath ALU.
Homework Reading Machine Projects Labs
Part III The Arithmetic/Logic Unit
Logic Circuits I Lecture 3.
Computer Design Basics
Combinational Circuits
ECE 352 Digital System Fundamentals
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
Adder Circuits By: Asst Lec. Basma Nazar
EEE2243 Digital System Design Chapter 1: Verilog HDL (Combinational) by Muhazam Mustapha, February 2012.
Learning Outcome By the end of this chapter, students are expected to understand the principle of RTL design.
Instruction execution and ALU
Presentation transcript:

EEE2243 Digital System Design Chapter 5: Arithmetic Logic Unit by Muhazam Mustapha, March 2012

Learning Outcome By the end of this chapter, students are expected to understand the design, operation and block diagram ALU

Chapter Content Arithmetic and Logic Unit

Arithmetic Logic Unit

ALU ALU is a component that can perform any of various arithmetic (add, subtract, increment, etc.) and logic (AND, OR, etc.) operations, based on control inputs It is the most direct and immediate application of the datapath components

ALU Vahid 4.7 pg 207 Symbol AB Operation selector Flags Result Operands

ALU by Multiplexer ALU design with multiplexer for each operation may require too many wires and may draw too much power Vahid Figure 4.58

ALU by AL Extender A smarter ALU design uses a single adder but preceded by a series of muxes that modify the operands in some way before sending it to the adder Vahid Figure 4.59

ALU by AL Extender xyz=000: Want S=A+B – just pass a to ia, b to ib, and set cin=0 xyz=001: Want S=A-B – pass a to ia, b to ib, and set cin=1 xyz=010: Want S=A+1 – pass a to ia, set ib=0, and set cin=1 xyz=011: Want S=A – pass a to ia, set ib=0, and set cin=0 xyz=100: Want S=A AND B – set ia=a*b, b=0, and cin=0 others: likewise Based on above, create logic for ia(x,y,z,a,b) and ib(x,y,z,a,b) for each abext, and create logic for cin(x,y,z), to complete design of the AL- extender component