Team 3D Erik Lorhammer Christopher BermelJosh Cornelius Electrical Computer Engineering Electrical EngineerElectrical Engineer.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

Computer Case Houses computer components Provides physical, environmental and electrostatic protection Source for the following: wikipedia.org-Personal_computer_hardwarewikipedia.org-Personal_computer_hardware.
Trackmate Nathan Beste, Justin Flair, Arzhang Badiozamani, Evan Graves ECE 189 A/B Spring 2013.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Team 3D Erik Lorhammer Christopher BermelJosh Cornelius Electrical Computer Engineering Electrical EngineerElectrical Engineer.
Night Vision James Stacy Brian Herre Maurio Grando Eric Faller Chris Bawiec James Team Bender.
Motor Control Lab Using Altera Nano FPGA
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Preliminary Design Review Jan 31, 2006 Brianna Bethel Robert Havlik Jessica Lowry Alex Silva.
Polarization Processing for Low Light Imaging Abstract: An important property of still picture cameras and video cameras is their ability to present an.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Night Vision James Stacy Brian Herre Maurio Grando Eric Faller Chris Bawiec James Team Bender.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
ECE Department: University of Massachusetts, Amherst ECE 354 Spring 2006 Lab 2: Capturing and Displaying Digital Image.
CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
©2008. Renesas Technology America., All rights reserved. Renesas Direct Drive for Connecting to TFT-LCD Panels David Hedley – Staff Applications Engineer.
DE2-115 Control Panel - Part II
Designing An Electronic Trigger Mechanism For A Paintball Marker To Allow User Selectable Firing Rates ECE 4884/4007 Fall 2007 Nathan Densmore Matthew.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
Brought to you by: Smooth Operation Chris Kitt, Brenda Marcum, Jacob Oliver, Michael Roth, and Andrew Yuan.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
USB host for web camera connection
Eye Detector Project Midterm Review John Robertson Roy Nguyen.
Embedded Microcomputer Systems Andrew Karpenko 1 Prepared for Technical Presentation February 25 th, 2011.
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
1 Understanding and Assessing Hardware To buy or upgrade? Evaluating your system: –CPU –RAM –Storage devices –Video output –Sound systems –Computer ports.
USB host for web camera connection
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Jeffrey Hepworth Erik Mauer Brendan Murphy David Rodriguez VEND Team VEND‘etta’
2006 NAHBA CONFERENCE NEW SIGN TECHNONOGY 2006 NAHBA CONFERENCE NEW SIGN TECHNONOGY.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
ECE 477 Design Review Team 2  Spring 2010 Digi-Brush Josh LongCaleb Ayew-ewKatie Schremser.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
Micromouse Jeff Bouchard Qian Wang Karla Ananias.
Organization of a computer: The motherboard and its components.
Translate the following message:
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Introduction to Computing Hardware & Software. INSIDE THE COMPUTER Hardware Physical components of the computer. Any part that you can see and touch Examples:
GBT Interface Card for a Linux Computer Carson Teale 1.
Hardware. Make sure you have paper and pen to hand as you will need to take notes and write down answers and thoughts that you can refer to later on.
NIOS II Ethernet Communication Final Presentation
HOW CDs WORK ? By Attapon Ashinetongkhum Paveen Suwannawat Surawut Suntalodom Pipat Shutishupibul Pipatpong Tuntivaranon.
Designing An Electronic Trigger For A Paintball Marker To Allow User Selectable Firing Rates Team WTR.
 The TenCup Entertainment Table is an interactive table that enhances the game-play experience of Beirut for both the player and the spectator.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Carries out instructions of a computer program by performing the basic arithmetic, logical control, and input/output (I/O) operations.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Bonitron A\C Demand Scheduler Alex Brown Cory Haugh Ajmer Dwivedi.
Colin Graber Jason Kohl Jacob Varnau Cameron Young ECE 477 Design Review Team 2 - Spring 2015 R.I.S.K.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Teaching Digital Logic courses with Altera Technology
Embedded Systems Design with Qsys and Altera Monitor Program
Digi-Brush Software Narrative Presenter: Caleb Ayew-ew Team Members: Josh Long Katie Schremser.
The Surveyor By: Randy Direen, David Cox, Ali Abali, Leonardo Carrasco, Lisa Prince Preliminary Design Review January 25, 2005.
LOGO of partner institution Building Network of Remote Labs for strenghthening university- secondary vocational schools collaboration THE USAGE OF FPGA.
Lab 0: Familiarization with Equipment and Software
Production Firmware - status Components TOTFED - status
DE2-115 Control Panel - Part II
PC Parts Worksheet- Building Your own Computer
Ruggedized Camera Encoder
Low cost FPGA implimentation of tracking system from USB to VGA
Presentation transcript:

Team 3D Erik Lorhammer Christopher BermelJosh Cornelius Electrical Computer Engineering Electrical EngineerElectrical Engineer

Objectives  3D Volumetric Display  System loads pictures from an SD card to DDR SDRAM and sends pictures to a projector in a specified order over a VGA interface  Project images onto a screen rotating at 600rpm, the rotation of this screen produces a 3D image  Desired image is 3D CU logo in two colors

 Altera Cyclone II FPGA  Development: ▪ DE2 Board with EP2C35F672C6N Cyclone II ▪ LE’s  Implementation: ▪ Sparkfun Breakout Board with EP2C8Q208C8N Cyclone II ▪ Less Memory Available On-Chip  SDRAM will contain all storage and program information so not a big concern. ▪ One-Fifth Logic Elements (8256 LE’s)  Make sure that design fits within this constraint while working on DE2 board. ▪ Program via Jtag interface ▪ Elements being programmed in Verilog  Running at 100 MHz, initial Fmax results from Quartus II show critical path Fmax to be ~167MHz so have some headroom if frame rate is not adequate.

 SDRAM  Micron - MT46V32M8P-6T:G TR ▪ 256MB DDR SDRAM  SRAM  Acts as Frame Buffer  At least 1MB to store two images ▪ One image is ~300KB, want to have two buffers in order to simultaneously put a new image into buffer while reading the older one  Recent Decision so part has not been selected yet  SD-Card  Kingston 1GB Card ▪ Will allow for up to four different image sets to be on SD-Card for easy changing of 3D image without going back to laptop  Pre-defined software package takes care of bus interactions and all required communications.

 VGA  640 x 480 at 8-bits Color ▪ Images are stored in frame buffer in SRAM ▪ Full image sets are stored in SDRAM  Mega Function provided by Altera University Program. ▪ 640 x 480 at 10-bits Color (still researching 10-bits ▪ May not be adequate for our needs backup is designing our own VGA Controller  Optical Encoder  CUI Inc. High Resolution Encoder ▪ Keeps control board up to date on mirror location ▪ Will allow synchronization of frame output every 360 degrees (~24 frames)

 Code in C / C++ using Nios II IDE (eclipse)  Included debug tools ▪ Access to registers ▪ Stepping through program  Program LED as additional debugging tools  LEDs light at certain points in code, after certain actions have been completed  Quartus II Software  Tools to get accurate timing between elements  Test Functionality at each step  Each Component can be individually tested ▪ SDRAM proper timing ▪ Moving images from SD-Card to SDRAM ▪ Outputting a single picture on VGA ▪ Proper implementation of Frame Buffer on SRAM

 Steel Turntable  12.06” outer diameter  6.33” inner diameter  HDPE Ring and Polycarbonate Arches  Bolted to steel turntable  Holds projection screen in place  Mirrors are mounted to the ring  Friction Drive  Motor spins small wheel that drives large ring

 Projector  Standard DLP projector borrowed from department  Custom focusing lens  Allows for large projection image to be focused on a small screen at a short distance  Designed with help from Professor McLeod  Mirrors  Three mirrors for image transmission  Translucent Screen  1/8” Acrylic sheet

 Control Board fully realized  All components placed in Quartus II and verification testing beginning ▪ Testing: ▪ SD-Card properly initialized by board ▪ SD-Card transferring images to SDRAM ▪ SDRAM transferring images to SRAM Frame Buffer ▪ VGA Controller taking images from SRAM Frame Buffer and outputting to projector ▪ Projector image clear and crisp  First PCB revision  Mechanical system built and under test  Screen rotating at 600 RPM  Mirror defined  Lens ordered

 Control Board finished and tested  Fully implemented on PCB Schematics ▪ Second PCB revision ordered and delivered  Secondary objectives in Design and Test ▪ LCD panel status screen ▪ Other “Cool Ideas” not yet thought of  Second PCB revision ordered  Full knowledge if third revision needed  Mechanical system only needs a few tweaks  Simple 3D image is displayed (Red Ball)

 Chris  Printed Circuit Board  Mechanical System  Erik  VGA Interface  NIOS II System  Memory Interfaces  Josh  SD Interface  Optics  Image Processing

?