2.5Gbps jitter generator Part 1 final presentation.

Slides:



Advertisements
Similar presentations
Physical Layer: Signals, Capacity, and Coding
Advertisements

The uA741 Operational Amplifier
Experiment 17 A Differentiator Circuit
Digital Coding of Analog Signal Prepared By: Amit Degada Teaching Assistant Electronics Engineering Department, Sardar Vallabhbhai National Institute of.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
OIF SFI-5 40G Transponder Big Bear Networks OFC 2003.
Peak Distortion ISI Analysis
1 Pulse Generator High Speed Digital Systems Lab Semestrial project – Winter 2007/08 Final Presentation Instructor: Yossi Hipsh Students: Lior Shkolnitsky,
Computer Networks Chapter 3: Digital transmissions fundamentals Part 1.
HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Harbin Institute of Technology (Weihai) 1 Chapter 2 Channel Measurement and simulation  2.1 Introduction  Experimental and simulation techniques  The.
Sep 08, 2005CS477: Analog and Digital Communications1 Example Systems, Signals Analog and Digital Communications Autumn
Z. Ghassemlooy 1 Noise in Communication Systems Professor Z Ghassemlooy Electronics and IT Division School of Engineering Sheffield Hallam University U.K.
Brief Introduction of High-Speed Circuits for Optical Communication Systems Zheng Wang Instructor: Dr. Liu.
EECS 170C Lecture Week 1 Spring 2014 EECS 170C
Digital Communication Symbol Modulated Carrier RX Symbol Decision Binary Bytes D/A Recovered Analog Binary Bytes Symbol State Modulation A/D Analog Source.
Chapter 7 Photonic Transmission Systems (Digital & Analog)
Worst-Case Timing Jitter and Amplitude Noise in Differential Signaling Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, and Yu Hu Electrical Engineering Dept.,
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.
Experiment 17 A Differentiator Circuit
Formatting and Baseband Modulation
IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
High Speed Digital Systems Lab Spring 2008 Students: Jenia Kuksin Alexander Milys Instructor: Yossi Hipsh Midterm Presentation Winter 2008/2009.
ECE 590 Microwave Transmission for Telecommunications Noise and Distortion in Microwave Systems March 18, 25, 2004.
Chapter 2. Signals Husheng Li The University of Tennessee.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Dept. of EE, NDHU 1 Chapter Three Baseband Demodulation/Detection.
1 An Introduction to Jitter Analysis based on a training course given by Wavecrest.
MAY T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra.
Chapter 6. Baseband Data Transmission. 6.4 Raised-Cosine Pulse Spectrum To ensure physical realizability of the overall pulse spectrum P(f), the modified.
Testing OIF Optical and Electrical Implementation Agreements Gary Goncher Tektronix, Inc.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
CHAPTER 7 SYSTEM DESIGN. Transmission Types Two types of transmissions: - Link (point to point) - Network -point to multipoint -Mesh -Ring.
An Embedded True Random Number Generator for FPGAs Bebek, Jerry Paul Kohlbrenner Lockheed Martin 3201 Jermantown Road Fairfax, VA 22030, USA
Jitter Experiment Final presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
The Physical Layer Lowest layer in Network Hierarchy. Physical transmission of data. –Various flavors Copper wire, fiber optic, etc... –Physical limits.
TransmitterChannel Receiver Abstract This project involves the analysis and simulation of direct- sequence spread-spectrum (DSSS) communication systems.
OIF Electrical Interfaces SXI-5 and TFI-5 Tom Palkert Applied Micro Circuits Corporation (AMCC)
Capacitive transducer. We know that : C=kЄ° (A/d) Where : K=dielectric constant Є° =8.854 *10^-12 D=distance between the plates A=the area over lapping.
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
ECE 4710: Lecture #5 1 Linear Systems Linear System Input Signal x(t) Output Signal y(t) h(t)  H( f ) Voltage Spectrum (via FT) AutoCorrelation Function.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
ECE 4710: Lecture #12 1 Normalized A =  2 Unipolar NRZ Advantages: 1) Easy to generate for TTL (0, +5V) 2) Single supply voltage 3) Best FNBW Disadvantages:
ISI Causes and Cures Eye Diagram (means of viewing performance)
ECE 4371, Fall, 2015 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
EE 230: Optical Fiber Communication Lecture 12
COMMUNICATION SYSTEM EEEB453 Chapter 5 (Part IV Additional) DIGITAL TRANSMISSION.
ECE 4710: Lecture #37 1 Link Budget Analysis  BER baseband performance determined by signal to noise ratio ( S / N ) at input to detector (product, envelope,
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
CMOS Analog Design Using All-Region MOSFET Modeling
CAUI-4 Chip – Module Draft Baseline
Amplitude Feedback Subcircuit Schematic Modifications
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
Subject Name: Optical Fiber Communication Subject Code: 10EC72
Introduction to electronic communication systems
ECE 546 Lecture - 23 Jitter Basics
Advanced Jitter Analysis
Chapter 4 Transmission Impairments and Multiplexing
Presentation transcript:

2.5Gbps jitter generator Part 1 final presentation

What is jitter? By definition, jitter is the short term variation of the significant instants of a digital signal from their ideal positions in time.

How does jittered signal look like?

Components of a jitter :random jitter and deterministic jitter Random jitter is generally assumed to follow a Gaussian distribution which is characterized by a mean, and width. Deterministic jitter is limited, and is determined by its peak-to-peak value,.

Jitter measurement :eye diagrams

Why jitter is important?

The probability that the edge crosses the sampling point, causing a bit error, follows Gaussian distribution. The mean value is determined by the deterministic jitter component.

Jitter generation Random jitter is generated from the accumulation of random processes including thermal noise and shot noise. Deterministic jitter is the jitter generation from a variety of systematic effects. The causes include duty-cycle distortion (DCD), intersymbol interference (ISI), sinusoidal or periodic jitter (PJ) and crosstalk.

DCD example

ISI example

Crosstalk example

Eye diagram definitions

Effect of random jitter on BER budget

Jitter and BER budget : Assume we want to get BER of This means

Jitter transfer and jitter tolerance Jitter transfer measures the clock recovery performance of a network or network element as a function of jitter frequency. It is measured by applying sinusoidal jitter of specified amplitude and frequency, to the data and measuring the output jitter amplitude at that frequency, The jitter transfer is given by

Jitter tolerance Jitter tolerance measures the ability of a device or system,primarily at the receiving end, to track large amounts of jitter without degrading the BER. It is the amplitude of sinusoidal jitter applied to a device that results in anequivalent 1 dB reduction in sensitivity. The measurement is performed by first measuring the BER of the Device Under Test (DUT) without applied jitter. The signal poweris attenuated until the onset of errors or until a specified BER, typically, is exceeded …

Jitter tolerance (continued) The attenuation is reduced 1 dB and the signal is transmitted with appliedsinusoidal jitter imposed on the clock. The jitter amplitude is increased until the onsetof errors or the specified BER is exceeded. The resulting jitter amplitude is the jitter tolerance at that frequency, Jitter tolerance and transfer are primarily of interest inSONet/SDH/OTN applications.

Jitter transfer masks

Test system block diagram

Jitter Generator schematic: input structure

AC coupling (RocketIO termination voltages are ) End termination of differential line DC rebias Capacitive bypass filtering of reference voltage VBB

output structure: ECL to CML translator / buffer 1:2

Connection to controller

lvcmos to lvpecl logic levels translator for LEN signal

Jitter Budget Calculation How much internal jitter do we generate? NB4N11M DJ = 20ps NB4N11M RJ (rms) = 1ps SY100EP195 DJ = 25ps (DCD) SY100EP195 RJ (rms) = 0.2ps RocketIO TX DJ = 15 ps (DCD) Plus the jitter following from the ac- coupling, as well as low-pass effects (ISI). This amount will be estimated from Hyperlynx simulation

Jitter Budget Calculation

How to apply jitter modulation frequency? Modulation frequency is controlled by the rate of change of a digital control word to programmable delay chip. Since the highest modulation frequency of interest in the SONET OC-48 mask is about it’s sufficient to change delays at about MHz, to rich specification frequency range

Example of periodic jitter generation