CS 61C L2.1.2 MM and MIPS (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture 2.1.2 Garbage Collection & Intro to MIPS 2004-06-29 Kurt Meinz.

Slides:



Advertisements
Similar presentations
1 Lecture 3: MIPS Instruction Set Today’s topic:  More MIPS instructions  Procedure call/return Reminder: Assignment 1 is on the class web-page (due.
Advertisements

4.
The University of Adelaide, School of Computer Science
Computer Architecture CSCE 350
The University of Adelaide, School of Computer Science
Lecture 10: Heap Management CS 540 GMU Spring 2009.
Prof. Necula CS 164 Lecture 141 Run-time Environments Lecture 8.
CS 326 Programming Languages, Concepts and Implementation Instructor: Mircea Nicolescu Lecture 18.
CPSC 388 – Compiler Design and Construction
Chapter 8 Runtime Support. How program structures are implemented in a computer memory? The evolution of programming language design has led to the creation.
CS 61C L07 MIPS Intro (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #6: Intro to MIPS
CS61C L05 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Fall 2011 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
COMP3221 lec08-arith.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lecture 8: C/Assembler Data Processing
CS 61C L07 More Memory Management (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS 61C L06 MIPS Intro (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #6: Intro to MIPS
CS61C L08 Introduction to MIPS Assembly Language: Arithmetic (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C L06 Memory Management (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #6: Memory Management.
CS61C L6 Intro MIPS ; Load & Store (1) Garcia, Fall 2005 © UCB Hate EMACS? Love EMACS? Richard M. Stallman, a famous proponent of open- source software,
CS 536 Spring Run-time organization Lecture 19.
Normal C Memory Management °A program’s address space contains 4 regions: stack: local variables, grows downward heap: space requested for pointers via.
3/17/2008Prof. Hilfinger CS 164 Lecture 231 Run-time organization Lecture 23.
CIS 314: Introduction to MIPS Assembly Language: Arithmetic Fall 2005 I´ve been getting this a lot lately So, what are you teaching this term? Computer.
CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Spring 2008 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 3: Arithmetic Instructions Partially adapted from Computer Organization and Design, 4.
CS61C L06 C Memory Management (1) Garcia, Spring 2008 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C :
CS-3013 & CS-502, Summer 2006 Memory Management1 CS-3013 & CS-502 Summer 2006.
CS1104 Assembly Language: Part 1
CS61C L06 C Memory Management (1) Garcia, Fall 2006 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
CS 61C L08 Introduction to MIPS Assembly Language: Arithmetic (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L5 Memory Management; Intro MIPS (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
CS61C Midterm Review on C & Memory Management Fall 2006 Aaron Staley Some material taken from slides by: Michael Le Navtej Sadhal.
CS61C L06 More Memory Management, Intro to MIPS (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
From C to Assembly Language Jen-Chang Liu, Spring 2006 Adapted from
On Textbook CD: SPIM Jen-Chang Liu, Simulation of a virtual machine Virtual machine (simulator) Differences between SPIM and real MIPS? No delayed.
CS61C L07 More Memory Management (1) Garcia, Spring 2008 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
Dynamic Memory Allocation Questions answered in this lecture: When is a stack appropriate? When is a heap? What are best-fit, first-fit, worst-fit, and.
Chapter 8 – Main Memory (Pgs ). Overview  Everything to do with memory is complicated by the fact that more than 1 program can be in memory.
Reformatting a Machine 125 Million Miles Away! Mars rover “Opportunity” got its flash drive reformatted 9/8/14, reason: rover keeps rebooting. Happy news:
Lecture 4: MIPS Instruction Set Reminders: –Homework #1 posted: due next Wed. –Midterm #1 scheduled Friday September 26 th, 2014 Location: TODD 430 –Midterm.
CS 61C L2.1.1 Memory Management (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture Memory Management Kurt Meinz inst.eecs.berkeley.edu/~cs61c.
Chapter 2 Instructions: Language of the Computer Part I.
Chapter 10 Instruction Sets: Characteristics and Functions Felipe Navarro Luis Gomez Collin Brown.
CS61C L5 Memory Management; Intro MIPS (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L07 More Memory Management (1) Garcia, Spring 2010 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro 1 Instructors: Vladimir Stojanovic & Nicholas Weaver
CS61C L05 C Memory Management (1) Chae, Summer 2008 © UCB Albert Chae Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 5 – C.
CS61C L05 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Spring 2014 © UCB TA/Guest Lecturer: Shreyas Chand inst.eecs.berkeley.edu/~cs61c.
Assembly Language Basic job of a CPU: execute lots of instructions. Instructions are the primitive operations that the CPU may execute. Different CPUs.
Instructor: Dr. Mike Turi Department of Computer Science and Computer Engineering Pacific Lutheran University Lecture slides adapted from Part 4, EE 334.
CS2100 Computer Organisation
Computers’ Basic Organization
IT 251 Computer Organization and Architecture
Lecturer PSOE Dan Garcia
Instructor Paul Pearce
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 7 – More Memory Management Lecturer PSOE Dan Garcia
Run-time organization
RISC Concepts, MIPS ISA Logic Design Tutorial 8.
IT 251 Computer Organization and Architecture
Instructions - Type and Format
Lecture 4: MIPS Instruction Set
CS170 Computer Organization and Architecture I
Memory Allocation CS 217.
Hello to Jessy VanDivner listening from Ohio!
COMS 361 Computer Organization
Instructions in Machine Language
Lecturer PSOE Dan Garcia
March 2006 Saeid Nooshabadi
Where is all the knowledge we lost with information? T. S. Eliot
Lecture 4: Instruction Set Design/Pipelining
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 7 – More Memory Management Lecturer PSOE Dan Garcia
Presentation transcript:

CS 61C L2.1.2 MM and MIPS (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture Garbage Collection & Intro to MIPS Kurt Meinz inst.eecs.berkeley.edu/~cs61c

CS 61C L2.1.2 MM and MIPS (2) K. Meinz, Summer 2004 © UCB Lecture Outline Buddy System Allocator Garbage Collection MIPS

CS 61C L2.1.2 MM and MIPS (3) K. Meinz, Summer 2004 © UCB Memory Management (2/2) A program’s address space contains 4 regions: stack: proc frames, grows downward heap: space requested for pointers via malloc() ; resizes dynamically, grows upward static data: variables declared outside main, does not grow or shrink code: loaded when program starts, does not change code static data heap stack For now, OS somehow prevents accesses between stack and heap (gray hash lines). Wait for virtual memory ~ FFFF FFFF hex ~ 0 hex

CS 61C L2.1.2 MM and MIPS (4) K. Meinz, Summer 2004 © UCB Buddy System Yet another memory management technique (used in Linux kernel) Like GNU’s “slab allocator”, but only allocate blocks in sizes that are powers of 2 (internal fragmentation is possible) Keep separate free lists for each size e.g., separate free lists for 16 byte, 32 byte, 64 byte blocks, etc.

CS 61C L2.1.2 MM and MIPS (5) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 1

CS 61C L2.1.2 MM and MIPS (6) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 1

CS 61C L2.1.2 MM and MIPS (7) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 1

CS 61C L2.1.2 MM and MIPS (8) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 2

CS 61C L2.1.2 MM and MIPS (9) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 1

CS 61C L2.1.2 MM and MIPS (10) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 00 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 2

CS 61C L2.1.2 MM and MIPS (11) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 01 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 3

CS 61C L2.1.2 MM and MIPS (12) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 01 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 1

CS 61C L2.1.2 MM and MIPS (13) K. Meinz, Summer 2004 © UCB Buddy System Legend: FREE ALLOCATED SPLIT 128: 0 64: 01 32: : Initial State  Free(001)  Free(000)  Free(111)  Malloc(16) 2

CS 61C L2.1.2 MM and MIPS (14) K. Meinz, Summer 2004 © UCB Lecture Outline Buddy System Allocator Garbage Collection MIPS

CS 61C L2.1.2 MM and MIPS (15) K. Meinz, Summer 2004 © UCB Automatic Memory Management Dynamically allocated memory is difficult to track – why not track it automatically? If we can keep track of what memory is in use, we can reclaim everything else. Unreachable memory is called garbage, the process of reclaiming it is called garbage collection. So how do we track what is in use?

CS 61C L2.1.2 MM and MIPS (16) K. Meinz, Summer 2004 © UCB Tracking Memory Usage Techniques depend heavily on the programming language and rely on help from the compiler. Start with all pointers in global variables and local variables (root set). Recursively examine dynamically allocated objects we see a pointer to. We can do this in constant space by reversing the pointers on the way down How do we recursively find pointers in dynamically allocated memory?

CS 61C L2.1.2 MM and MIPS (17) K. Meinz, Summer 2004 © UCB Tracking Memory Usage Again, it depends heavily on the programming language and compiler. Could have only a single type of dynamically allocated object in memory E.g., simple Lisp/Scheme system with only cons cells (61A’s Scheme not “simple”) Could use a strongly typed language (e.g., Java) Don’t allow conversion (casting) between arbitrary types. C/C++ are not strongly typed. Here are 3 schemes to collect garbage

CS 61C L2.1.2 MM and MIPS (18) K. Meinz, Summer 2004 © UCB Scheme 1: Reference Counting For every chunk of dynamically allocated memory, keep a count of number of pointers that point to it. When the count reaches 0, reclaim. Simple assignment statements can result in a lot of work, since may update reference counts of many items

CS 61C L2.1.2 MM and MIPS (19) K. Meinz, Summer 2004 © UCB Reference Counting Example For every chunk of dynamically allocated memory, keep a count of number of pointers that point to it. When the count reaches 0, reclaim. int *p1, *p2; p1 = malloc(sizeof(int)); p2 = malloc(sizeof(int)); *p1 = 10; *p2 = 20; p1 p Reference count = 1 Reference count = 1

CS 61C L2.1.2 MM and MIPS (20) K. Meinz, Summer 2004 © UCB Reference Counting Example For every chunk of dynamically allocated memory, keep a count of number of pointers that point to it. When the count reaches 0, reclaim. int *p1, *p2; p1 = malloc(sizeof(int)); p2 = malloc(sizeof(int)); *p1 = 10; *p2 = 20; p1 = p2; p1 p Reference count = 2 Reference count = 0

CS 61C L2.1.2 MM and MIPS (21) K. Meinz, Summer 2004 © UCB Reference Counting ( p1, p2 are pointers) p1 = p2; Increment reference count for p2 If p1 held a valid value, decrement its reference count If the reference count for p1 is now 0, reclaim the storage it points to. If the storage pointed to by p1 held other pointers, decrement all of their reference counts, and so on… Must also decrement reference count when local variables cease to exist.

CS 61C L2.1.2 MM and MIPS (22) K. Meinz, Summer 2004 © UCB Reference Counting Flaws Extra overhead added to assignments, as well as ending a block of code. Does not work for circular structures! E.g., doubly linked list: XYZ

CS 61C L2.1.2 MM and MIPS (23) K. Meinz, Summer 2004 © UCB Scheme 2: Mark and Sweep Garbage Col. Keep allocating new memory until memory is exhausted, then try to find unused memory. Consider objects in heap a graph, chunks of memory (objects) are graph nodes, pointers to memory are graph edges. Edge from A to B => A stores pointer to B Can start with the root set, perform a graph traversal, find all usable memory! 2 Phases: (1) Mark used nodes;(2) Sweep free ones, returning list of free nodes

CS 61C L2.1.2 MM and MIPS (24) K. Meinz, Summer 2004 © UCB Mark and Sweep Graph traversal is relatively easy to implement recursively °But with recursion, state is stored on the execution stack. °Garbage collection is invoked when not much memory left °As before, we could traverse in constant space (by reversing pointers) void traverse(struct graph_node *node) { /* visit this node */ foreach child in node->children { traverse(child); }

CS 61C L2.1.2 MM and MIPS (25) K. Meinz, Summer 2004 © UCB Scheme 3: Copying Garbage Collection Divide memory into two spaces, only one in use at any time. When active space is exhausted, traverse the active space, copying all objects to the other space, then make the new space active and continue. Only reachable objects are copied! Use “forwarding pointers” to keep consistency Simple solution to avoiding having to have a table of old and new addresses, and to mark objects already copied (see bonus slides)

CS 61C L2.1.2 MM and MIPS (26) K. Meinz, Summer 2004 © UCB Review Several techniques for managing heap w/ malloc/free: best-, first-, next-fit, slab,buddy 2 types of memory fragmentation: internal & external; all suffer from some kind of frag. Each technique has strengths and weaknesses, none is definitively best Automatic memory management relieves programmer from managing memory. All require help from language and compiler Reference Count: not for circular structures Mark and Sweep: complicated and slow, works Copying: move active objects back and forth

CS 61C L2.1.2 MM and MIPS (27) K. Meinz, Summer 2004 © UCB Lecture Outline Buddy System Allocator Garbage Collection MIPS

CS 61C L2.1.2 MM and MIPS (28) K. Meinz, Summer 2004 © UCB Assembly Language Basic job of a CPU: execute lots of instructions. Instructions are the primitive operations that the CPU may execute. Different CPUs implement different sets of instructions. The set of instructions a particular CPU implements is an Instruction Set Architecture (ISA). Examples: Intel 80x86 (Pentium 4), IBM/Motorola PowerPC (Macintosh), MIPS, Intel IA64,...

CS 61C L2.1.2 MM and MIPS (29) K. Meinz, Summer 2004 © UCB Instruction Set Architectures Early trend was to add more and more instructions to new CPUs to do elaborate operations VAX architecture had an instruction to multiply polynomials! RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – Reduced Instruction Set Computing Keep the instruction set small and simple, makes it easier to build fast hardware. Let software do complicated operations by composing simpler ones.

CS 61C L2.1.2 MM and MIPS (30) K. Meinz, Summer 2004 © UCB ISA Design Must Run Fast In Hardware  Eliminate sources of complexity. Symbolic Lookup  fixed var names/# Strong typing  No Typing Nested expressions  Fixed format Inst Many operators  small set of insts Software Hardware

CS 61C L2.1.2 MM and MIPS (31) K. Meinz, Summer 2004 © UCB Assembly Variables: Registers (1/4) Unlike HLL like C or Java, assembly cannot use variables Why not? Keep Hardware Simple Assembly Operands are registers limited number of special locations built directly into the hardware operations can only be performed on these! Benefit: Since registers are directly in hardware, they are very fast (faster than 1 billionth of a second)

CS 61C L2.1.2 MM and MIPS (32) K. Meinz, Summer 2004 © UCB Assembly Variables: Registers (2/4) Drawback: Since registers are in hardware, there are a predetermined number of them Solution: MIPS code must be very carefully put together to efficiently use registers 32 registers in MIPS Why 32? Smaller is faster Each MIPS register is 32 bits wide Groups of 32 bits called a word in MIPS

CS 61C L2.1.2 MM and MIPS (33) K. Meinz, Summer 2004 © UCB Assembly Variables: Registers (3/4) Registers are numbered from 0 to 31 Each register can be referred to by number or name Number references: $0, $1, $2, … $30, $31

CS 61C L2.1.2 MM and MIPS (34) K. Meinz, Summer 2004 © UCB Assembly Variables: Registers (4/4) By convention, each register also has a name to make it easier to code For now: $16 - $23  $s0 - $s7 (correspond to C variables) $8 - $15  $t0 - $t7 (correspond to temporary variables) Later will explain other 16 register names In general, use names to make your code more readable

CS 61C L2.1.2 MM and MIPS (35) K. Meinz, Summer 2004 © UCB C, Java variables vs. registers In C (and most High Level Languages) variables declared first and given a type Example: int fahr, celsius; char a, b, c, d, e; Each variable can ONLY represent a value of the type it was declared as (cannot mix and match int and char variables). In Assembly Language, the registers have no type; operation determines how register contents are treated

CS 61C L2.1.2 MM and MIPS (36) K. Meinz, Summer 2004 © UCB Comments in Assembly Another way to make your code more readable: comments! Hash (#) is used for MIPS comments anything from hash mark to end of line is a comment and will be ignored Note: Different from C. C comments have format /* comment */ so they can span many lines

CS 61C L2.1.2 MM and MIPS (37) K. Meinz, Summer 2004 © UCB Assembly Instructions In assembly language, each statement (called an Instruction), executes exactly one of a short list of simple commands Unlike in C (and most other High Level Languages), each line of assembly code contains at most 1 instruction Instructions are related to operations (=, +, -, *, /) in C or Java

CS 61C L2.1.2 MM and MIPS (38) K. Meinz, Summer 2004 © UCB MIPS Addition and Subtraction (1/4) Syntax of Instructions: “ where: op) operation by name dest) operand getting result (“destination”) src1) 1st operand for operation (“source1”) src2) 2nd operand for operation (“source2”) Syntax is rigid: 1 operator, 3 operands Why? Keep Hardware simple via regularity

CS 61C L2.1.2 MM and MIPS (39) K. Meinz, Summer 2004 © UCB Addition and Subtraction of Integers (2/4) Addition in Assembly Example: add$s0,$s1,$s2 (in MIPS) Equivalent to: s0 = s1 + s2 (in C) where MIPS registers $s0,$s1,$s2 are associated with C variables s0, s1, s2 Subtraction in Assembly Example: sub$s3,$s4,$s5 (in MIPS) Equivalent to: d = e - f (in C) where MIPS registers $s3,$s4,$s5 are associated with C variables d, e, f

CS 61C L2.1.2 MM and MIPS (40) K. Meinz, Summer 2004 © UCB Addition and Subtraction of Integers (3/4) How do the following C statement? a = b + c + d - e; Break into multiple instructions add $t0, $s1, $s2 # temp = b + c add $t0, $t0, $s3 # temp = temp + d sub $s0, $t0, $s4 # a = temp - e Notice: A single line of C may break up into several lines of MIPS. Notice: Everything after the hash mark on each line is ignored (comments)

CS 61C L2.1.2 MM and MIPS (41) K. Meinz, Summer 2004 © UCB Addition and Subtraction of Integers (4/4) How do we do this? f = (g + h) - (i + j); Use intermediate temporary register add $t0,$s1,$s2# temp = g + h add $t1,$s3,$s4# temp = i + j sub $s0,$t0,$t1# f=(g+h)-(i+j)

CS 61C L2.1.2 MM and MIPS (42) K. Meinz, Summer 2004 © UCB Register Zero One particular immediate, the number zero (0), appears very often in code. So we define register zero ($0 or $zero ) to always have the value 0; eg add $s0,$s1,$zero (in MIPS) f = g (in C) where MIPS registers $s0,$s1 are associated with C variables f, g defined in hardware, so an instruction add $zero,$zero,$s0 will not do anything!

CS 61C L2.1.2 MM and MIPS (43) K. Meinz, Summer 2004 © UCB Immediates Immediates are numerical constants. They appear often in code, so there are special instructions for them. Add Immediate: addi $s0,$s1,10 (in MIPS) f = g + 10 (in C) where MIPS registers $s0,$s1 are associated with C variables f, g Syntax similar to add instruction, except that last argument is a number instead of a register.

CS 61C L2.1.2 MM and MIPS (44) K. Meinz, Summer 2004 © UCB Immediates There is no Subtract Immediate in MIPS: Why? Limit types of operations that can be done to absolute minimum if an operation can be decomposed into a simpler operation, don’t include it addi …, -X = subi …, X => so no subi addi $s0,$s1,-10 (in MIPS) f = g - 10 (in C) where MIPS registers $s0,$s1 are associated with C variables f, g

CS 61C L2.1.2 MM and MIPS (45) K. Meinz, Summer 2004 © UCB “And in Conclusion…” In MIPS Assembly Language: Registers replace C variables One Instruction (simple operation) per line Simpler is Better Smaller is Faster New Instructions: add, addi, sub New Registers: C Variables: $s0 - $s7 Temporary Variables: $t0 - $t9 Zero: $zero