Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.

Slides:

Advertisements

Similar presentations

Random-Access Memory (RAM)

Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

Overview Programmable Implementation Technologies (section 6.8)

M. Mateen Yaqoob The University of Lahore Spring 2014.

1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

CPEN Digital System Design

Memory and Programmable Logic

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

Overview Memory definitions Random Access Memory (RAM)

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Chapter 3 Combinational Logic Design

CS 105 Digital Logic Design

Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.

Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.

Memory and Programmable Logic

Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.

Combinational Logic Design

Random-Access Memory (RAM)

Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.

Introduction to Computer Science David Goldschmidt, Ph.D. Computer Science The College of Saint Rose CIS September 6, 2007.

Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.

Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.

Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.

CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.

CSET 4650 Field Programmable Logic Devices

Basic Logic Operations and Standard Logic Gates (Lecture #1) ECE 331 – Digital System Design.

ROM & PLA Digital Logic And Computer Design

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.

Princess Sumaya University

EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.

Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.

CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.

Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.

Combinational Circuits

Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).

Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.

Sequential Circuit Design By : Pn Siti Nor Diana Ismail CHAPTER 6.

Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.

Basic Logic Operations and Standard Logic Gates [Lecture:1] Instructor: Sajib Roy Lecturer, ETE, ULAB ETE 204 – Digital Electronics.

CSI-2111 Structure of Computers Ipage Combinational Circuits  Objectives : To recognize the principal types of combinational circuits  Adders.

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.

Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

Programmable Logic Devices

Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.

Lecture 1 Gunjeet kaur Dronacharya group of institutions.

Combinational Circuit Design

Logic and Computer Design Fundamentals

Computer Architecture CST 250

Reference: Chapter 3 Moris Mano 4th Edition

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

EE345: Introduction to Microcontrollers Memory

FIGURE 7.1 Conventional and array logic diagrams for OR gate

Ch 4. Combinational logic

Princess Sumaya University

Combinational Circuits

Chapter5: Synchronous Sequential Logic – Part 4

Presentation transcript:

Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic Array 5.6. Examples By Dr. Ridha Jemal Electrical Engineering Department College of Engineering King Saud University 1EE208 Logic Design Dr. Ridha Jemal

5.1. Introduction The design procedure follows the following steps: From the specification of the circuit, determine the required number of inputs and outputs and assign a symbol to each Derive the truth table that defines the required relationship between inputs and outputs Obtain the simplified Boolean functions for each outputs as a function of the input variables Draw the logic diagram and verify the correctness of the design. Chapter 5 - page: 2EE208 Logic Design Dr. Ridha Jemal Why we use Programmable Logic ? Many designs required only small volumes of Ics Handle many designs required in small volumes programmed to implement large numbers of different low-volume designs

4.2. Rondom Access Memory (RAM) Chapter 5 - page :3EE208 Logic Design Dr. Ridha Jemal

4.3. Memory Decoding Chapter 5 - page :4EE208 Logic Design Dr. Ridha Jemal In addition to the storage component, in the memory unit, there is a need for decoding circuit to select the memory word specified by the unit address. Let us consider a decoder with 4 inputs and enable signal and Basic Cell (BC) of the storage component within the memory device. Decoder and Basic Cell in the RAM memory 4x16 Decoder I0I0 I1I1 I2I2 I3I3 EN word 0 word 1 word 2 word 15 …. BC Select OutputInput Read/Write

4.3. Memory Decoding Chapter 5 - page :5EE208 Logic Design Dr. Ridha Jemal Let us consider a RAM of four words of four bits each and has a total of 16 binary cells. Decoder and Basic Cell in the RAM memory Input data Output data BC …. BC …. 2x4 Decoder I0I0 I1I1 I2I2 I3I3 EN Word 0 Word 1 Word 2 Word 3 Address inputs Memory Enable Read/Write

4.4. Read Only Memory Chapter 5 - page :6EE208 Logic Design Dr. Ridha Jemal Let us consider a ROM of 32 words of 8 bits each. Output data 5x32 Decoder I0I0 I1I1 I2I2 I3I3 EN Word 0 Word 1 Word 2 Word 29 Address inputs Memory Enable Word 3 Word 30 Word 31 I4I4 A7A7 A6A6 A5A5 A4A4 A3A3 A2A2 A1A1 A0A0

4.4. ROM Implementation Chapter 5 - page :7EE208 Logic Design Dr. Ridha Jemal InputsOutputs I4I4 I3I3 I2I2 I1I1 I0I0 A7A7 A6A6 A5A5 A4A4 A3A3 A2A2 A1A1 A0A …… Output data 5x32 Decoder I0I0 I1I1 I2I2 I3I3 EN Word 0 Word 1 Word 2 Word 29 Address inputs Memory Enable Word 3 Word 30 Word 31 I4I4 A7A7 A6A6 A5A5 A4A4 A3A3 A2A2 A1A1 A0A0 Example

4.4. ROM Implementation Chapter 5 - page :8EE208 Logic Design Dr. Ridha Jemal Example of ROM (k=3 address lines, N = 4 output lines) Read Example: For input (A 2,A 1,A 0 ) = 011, output is (F 3,F 2,F 1,F 0 ) = What are functions F 3, F 2, F 1 and F 0 in terms of (A 2, A 1, A 0 )? D7 D6 D5 D4 D3 D2 D1 D0 A2 A1 A0 A B C F0F0 F1F1 F2F2 F3F3 X X X X X X X X X X

4.4. ROM Implementation Chapter 5 - page :9EE208 Logic Design Dr. Ridha Jemal Example InputsOutputs A2A2 A1A1 A0A0 B5B5 B4B4 B3B3 B2B2 B1B1 B0B Consider the truth table for the combinational circuit 8x4 ROM A0A0 A1A1 A2A2 B0B0 B1B1 B2B2 B5B5 B4B4 B3B3 0

4.5. Programmable Logic Array Chapter 5 - page :10EE208 Logic Design Dr. Ridha Jemal Example Fuse intact Fuse blown 1 F 1 F 2 X A B C CCBBAA X X X X X X X X X X X X X X A B A C B C A B X