Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.

Slides:



Advertisements
Similar presentations
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Advertisements

Sahar Mosleh PageCalifornia State University San Marcos 1 Introductory Concepts This section of the course introduces the concept of digital circuits and.
Combinational Circuits
Documentation Standards
Prof. Sin-Min Lee Department of Computer Science
التصميم المنطقي Second Course
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Combinational Logic Chapter 4.
Combinational Logic Building Blocks
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Chapter 3 Combinational Logic Design
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
CS 105 Digital Logic Design
Combinational Circuits
Combinational Circuits
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
Combinational Logic Chapter 4.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Combinational Logic Design
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
Combinational Logic Chapter 4. Digital Circuits Combinational Circuits Logic circuits for digital system Combinational circuits the outputs are.
Chap 3. Chap 3. Combinational Logic Design. Chap Combinational Circuits l logic circuits for digital systems: combinational vs sequential l Combinational.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Combinational Circuits
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Combinational Logic. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational circuit.
CHAPTER 4 Combinational Logic
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
Chap 2. Combinational Logic Circuits
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
Karnaugh Map and Circuit Design.
Combinational Circuits
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Chapter 3 Digital Logic Structures
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
Combinational Circuits. Outline Boolean Algebra Decoder Encoder MUX.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
MSI Circuits.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
CHAPTER 3 Simplification of Boolean Functions
Chap 3. Combinational Logic Design
Prof. Sin-Min Lee Department of Computer Science
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
DIGITAL LOGIC CIRCUITS
Combinational Functions and Circuits
Combinational Circuit Design
Combinational Logic Circuits
Lecture 4: Combinational Functions and Circuits
Computer Architecture CST 250
Reference: Chapter 3 Moris Mano 4th Edition
DIGITAL LOGIC CIRCUITS
FIGURE 4.1 Block diagram of combinational circuit
Ch 4. Combinational logic
Overview Part 2 – Circuit Optimization
Chapter-4 Combinational Logic
Digital System Design Combinational Logic
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
ECE 352 Digital System Fundamentals
Circuit Simplification and
Presentation transcript:

Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing

Sahar Mosleh PageCalifornia State University San Marcos 2 Decoders A Decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2 n unique output lines. As an example consider the 3-to-8 line decoder circuit below: D 0 = x’y’z’ D 1 = x’y’z D 2 = x’yz’ D 3 = x’yz D 4 = xy’z’ D 5 = xy’z D 6 = xyz’ D 7 = xyz y z x

Sahar Mosleh PageCalifornia State University San Marcos 3 The three inputs are decoded into eight outputs, each representing one of the minterms of the three input variables The three inverters provide the complement of inputs, Each one of eight AND gates represent one of the minterms.

Sahar Mosleh PageCalifornia State University San Marcos 4 Multiplexer A multiplexer is a combinational circuit that select binary information from one of many input lines and direct it to a single output line. The selection of particular input line is controlled by a set of selection lines. Normally, there are 2 n input line and n selection lines whose combinations determine which input is selected. A 2-to-1 line multiplexer connects one of two 1-bit source to a common destination as shown in the next slide. The block diagram of the circuit is also shown below. I0I0 I1I1 Y S MUX

Sahar Mosleh PageCalifornia State University San Marcos 5 The circuit has two data input lines, and one selection line S. When S=0, the upper AND gate is enabled and the I 0 has path to the output When S=1, the lower AND gate is enabled and I 1 has path to the output. The multiplexer act like electric switch that select one of two sources. I0I0 I1I1 S Y

Sahar Mosleh PageCalifornia State University San Marcos 6 A 4-to-1 line multiplexer is shown below Each of the four inputs I 0 through I 3, is applied to one input of an AND gate. Selection lines S 1 and S 0 are decoded to select a particular AND gate The output of AND gates are applied to a single OR gate that provides the 1-line output. s1s1 s0s0 I0I0 I1I1 I2I2 I3I3 Y

Sahar Mosleh PageCalifornia State University San Marcos 7 By looking at the truth table below we can see that: When S 0 =0 and S 1 =0 then Y=I 0 When S 0 =1 and S 1 =0 then Y=I 1 When S 0 =0 and S 1 =1 then Y=I 2 When S 0 =1 and S 1 =1 then Y=I 3 A multiplexer is also called a data selector, Since it selects one of many inputs and steers the binary information to output line. The AND gates and inverters in the multiplexer is a Decoder circuit, and indeed they decode the selection input lines.

Sahar Mosleh PageCalifornia State University San Marcos 8 Example Design a combinational circuit with three input and one output. The output is 1 when the binary value of the input is less than 3. The input is 0 otherwise. Answer: 1.From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each. In this question, we have three input (lets call them x,y,z) and one output (lets call it F) 1.Derive the truth table that defines the required relationship between inputs and outputs. (from question it says that the output is 1, if the binary value of input is less than 3 xyZF

Sahar Mosleh PageCalifornia State University San Marcos 9 3.Obtain the simplified Boolean function for each output as a function of a input variables F = x’y’+ x’z’ 4.Draw the logic diagram and verify the correctness of the design y x z yz x y’ x’ Z’ F x’

Sahar Mosleh PageCalifornia State University San Marcos 10 Example A majority circuit is a combinational circuit those output is equal to 1 if the input variables have more 1’s than 0’s. the output is 0 otherwise. Design a 3-input majority circuit. Answer: 1) From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each. In this question, we have three input (lets call them x,y,z) and one output (lets call it F) xyZF

Sahar Mosleh PageCalifornia State University San Marcos 11 3.Obtain the simplified Boolean function for each output as a function of a input variables F = xy+ xz+yz 4.Draw the logic diagram and verify the correctness of the design y x z yz x y x Z F x y Z

Sahar Mosleh PageCalifornia State University San Marcos 12 Example Design a combinational circuit that convert a 4 bit Gray code to a 4-bit binary number. Implement the circuit with exclusive-OR gates. A Gray Code is a kind of binary code that any two successive code differ by only one variable like Karnaugh map cells ) Answer: 1) From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each. In this question we have four input (lets call them A,B,C,D) and four output (lets call them W,X,Y,Z)

Sahar Mosleh PageCalifornia State University San Marcos 13 2)Derive the truth table that defines the required relationship between inputs and outputs. (convert a 4 bit Gray code (a kind of binary code that any two successive code differ by only one variable like Karnaugh map cells ) to a 4-bit binary number) ABCD WXYZ

Sahar Mosleh PageCalifornia State University San Marcos 14 3) Obtain the simplified Boolean function for each output as a function of a input variables W=AX=AB’+A’B=A+B Y=A’B’C +A’BC’+ABC+AB’C’Z=A + B + C + D Y= A’(B + C) + A(B + C)’Z=Y + D Y=A + B + C = X + C Detail of how to get function Z is the same as for function Y, except write down the minterm directly from map without simplification CD AB B C D A CD AB B C D A CD AB B C D A CD AB B C D A

Sahar Mosleh PageCalifornia State University San Marcos 15 4) Draw the logic diagram and verify the correctness of the design A B C D W X Y Z

Sahar Mosleh PageCalifornia State University San Marcos 16 Example Design a 4-bit combinational circuit incremented (the circuit that adds one to a 4-bit binary number). The circuit can be designed using four half adders. sc s c s c x yxy s c A3A3 x y x y 1 A0A0 A1A1 A2A2 HA