Practical Macromodels for Digital I/O

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

2017/3/25 Test Case Upgrade from “Test Case-Training Material v1.4.ppt” of Testing basics Authors: NganVK Version: 1.4 Last Update: Dec-2005.
What Makes a Better I/O Driver Model? Vadim Heyfitch Cadence Design Systems, Inc. (978)
Page 1 Group/Presentation Title Agilent Restricted 8 January 2014 Remove this slide before customer presentation This is the slide set that should be used.
FUNCTION FITTING Student’s name: Ruba Eyal Salman Supervisor:
The 4 T’s of Test Automation:
Multi-RQP Generating Test Databases for the Functional Testing of OLTP Applications Carsten Binnig Joint work with: Donald Kossmann, Eric Lo DBTest Workshop,
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
ASYCUDA Overview … a summary of the objectives of ASYCUDA implementation projects and features of the software for the Customs computer system.
1 A. Sshaikh, A. Greenberg; Nov 01 UCSC Sigcomm IMW Experience in Black-box OSPF Measurement Aman Shaikh, UCSC Albert Greenberg, AT&T Labs-Research.
Credit hours: 4 Contact hours: 50 (30 Theory, 20 Lab) Prerequisite: TB143 Introduction to Personal Computers.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
1 Adding a statistics package Module 2 Session 7.
Report Card P Only 4 files are exported in SAMS, but there are at least 7 tables could be exported in WebSAMS. Report Card P contains 4 functions: Extract,
Testing of IEC Based Protection Systems
ECE 495: Integrated System Design I
Configuration management
Software change management
Notes 15 ECE Microwave Engineering
Testing Workflow Purpose
1 A Test Automation Tool For Java Applets Testing of Web Applications TATJA Program Demonstration Conclusions By Matthew Xuereb.
Build to kick kick to win. Shooting skills 2 Outline Shooting mechanism System description Actuator design Lob shots Identification Calibration Towards.
1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.
CMOS Circuits.
Chapter 10 Digital CMOS Logic Circuits
IBIS Open Forum Teleconference January 26 th, 2007 BIRD98 and ST Gate Modulation Solution Convergence Antonio Girardi Giacomo Bernardi Roberto Izzi STMicroelectronics.
CMOS Logic Circuits.
Variation Aware Gate Delay Models Dinesh Ganesan.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
Pivot Tables Overview 1. What are Pivot Tables Pivot tables in Excel are a versatile reporting tool that makes it easy to extract information from large.
Financial System Replacement Project
1 SEDIT & S/REXX SEDIT and S/REXX Mainframe-caliber tools for UNIX Offered by Treehouse Software, Inc.
Project Management CHAPTER SIXTEEN McGraw-Hill/Irwin Copyright © 2011 by the McGraw-Hill Companies, Inc. All rights reserved.
DAQmx下多點(Multi-channels)訊號量測
Digital Techniques Fall 2007 André Deutz, Leiden University
Component-Based Software Engineering Main issues: assemble systems out of (reusable) components compatibility of components.
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Past Tense Probe. Past Tense Probe Past Tense Probe – Practice 1.
Addition 1’s to 20.
25 seconds left…...
Test B, 100 Subtraction Facts
Controlling as a Management Function
Determining How Costs Behave
Week 1.
We will resume in: 25 Minutes.
Module 12 WSP quality assurance tool 1. Module 12 WSP quality assurance tool Session structure Introduction About the tool Using the tool Supporting materials.
Interfacing to the Analog World
Interfacing to the Analog World
Personalized Navigation in the Semantic Web: An Enhanced Faceted Browser Michal Tvarožek FIIT STU BA.
Simulators in the Affirma Analog Design Environment Sachin Shinde Xiaolai He.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Behavioral Buffer Modeling with HSPICE – Intel Buffer
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
A New Method For Developing IBIS-AMI Models
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Modeling Formats and Procedures at Intel Michael Mirmak Intel Corp. JEITA IBIS Conference March 24, 2005 マイケル マ一マク インテル コ一ポレ一ション.
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
Piero Belforte, HDT DYNAMIC MODELING Emmanuel Leroux, Sergio G. Rocco THOMSON-DASSAULT MODELING MEETING DAY 25.
Piero Belforte, HDT-CSELT: TECHNIQUES DE MODELISATION POUR LES COMPOSANTS ACTIFS E. Leroux, R. Ene F. Maggioni CEM COMPO 99 - TOULOUSE - 14, 15 Janvier 1999.
Piero Belforte, HDT May 1999: MOD_ENV 3.2 Training Course Version 1.0 By Carla Giachino.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Lecture 5: DC & Transient Response
Presentation transcript:

Practical Macromodels for Digital I/O Paul Franzon paulf@ncsu.edu Madhavan Swaminathan, Michael Steer madhavan.swaminathan@ece.gatech.edu mbs@ncsu.edu Acknowledgements: Ambrish Varma, Bhyrav Mutnury

Outline Background Macromodeling Techniques Proposal : The Way Forward Macromodeling Needs Requirements for Successful Macromodels Macromodeling Techniques IBIS Numerical Models Physical Proposal : The Way Forward

I/O Macromodeling Replace full Spice driver model Macromodel with Hides proprietary information Speeds up simulation

I/O Macromodeling Required Goals: Vendor-independent format Have to capture TX, RX, and package parasitic essentials Sufficiently accurate to be useful Easy to automatically generate from Spice and Measurements Easy to verify Easy and fast to simulate

I/O Macromodels Desirable Goals Unique solution Orthogonality Multiple Verification Approaches Physical basis Human readability Monotonic Simulator Independent Extendable to core noise SSN

IBIS IBIS http://www.eda.org/pub/ibis/ Input Output Buffer Information Specification EIA Standard 656 -A Behavioral model of I/O buffers Model is represented as set of VI and VT curves. Fast simulations Protects proprietary information contained in the IC http://www.eda.org/pub/ibis/

Basic IBIS Model A Basic model consist of: Four I-V curves: - pullup and pulldown - PWR and GND Clamp Two Ramps: -dv/dt_rise, dv/dt_fall Die Capacitance and Packaging information

Spice2Ibis Automatically converts a Spice deck to an IBIS file Over 1,000 active users Over 3,000 lines of code Was critical to success of IBIS language S2IBIS Command File -Header information -Component Description Parser -Extracts all relevant information from Command file SPICE -HSPICE,PSPICE, SPICE2 SPICE3,SPECTRE -Calls Spice, analyzes data Prints results IBIS Model Circuit Layout

IBIS Limitations IBIS hard to scale for use with high speed I/O Up to 100 ps delay error Subtle inflections missed SSN over-predicted

IBIS Alternatives Current Work: Numerical black-box methods “Parametric” Models: Stievano, Maio, and Canavero, Politecnico di Torino Spline/Finite Time Difference Swaminathan, Georgia Tech

Numerical Methods “Black Box” Modeling Static Term istatic(k) = w1(k)f1(k) + w2(k)f2(k) Captures output impedance of driver IBIS: f1 and f2 are fitted VI tables. i.e. I(Vout) Spline : f1 and f2 are numerically fitted power series, i.e. I(Vout, ….) Parametric: Basis functions: Gaussian or Sigmoid

Numerical Methods Black Box Modeling Dynamic Term IBIS : i(k) = w1(k)V1(k)f1(k) + w2(k)V2(k)f2(k) + output physical Ccomp Spline : f1, f2 dynamic by numerically fitted load capacitance (captures di/dt) Parametric Calculated as a function of past values, using Basis functions e.g. RBF using Gaussians Vn(T)

Physical Model Circuit Level: Captures staged turn-on drivers M1(T) Gain loss during switching event (Vgs) Second order effects = f(Vds) w=step function only in break before make drivers CML reduces CM dependence Circuit Level: M1(T) S G Ids=k(Vgs-Vt)2 D M2(T) or etc.

Comments on Models IBIS Spline/FTD Parametric No numerical flexibility to capture subtle physical effects Most physical (but very first order) Easy to automate Spline/FTD Input waveform dependence Less physical More accurate Relatively hard to automate Numerical fitting of power series Parametric Least physical Most accurate Harder to automate model production More complex numerical procedures

Proposal Collaborative Effort: NC State University Georgia Tech Politecnico di Torino

The Way Forward Find the compromise between complexity and automation, while considering other goals Spline RBF IBIS 4.0 RBF Sigmoid Power Series Reduced Order Power Series Wavelet basis fns Neural net fitting Etc. I=f(Vout) ErrorCurrentSource* I=f(Vout,Vdd/Vss) M@OP M=f(T,Vdd) Etc. *e.g. Numerically fitted error fn

The Way Forward Test on standard driver set: Evaluate Conventional, LVDS, DDR, Other CML, Emerging Test Spice model formats in Freeda Evaluate Metrics: Accuracy in predicting delay, peak SSN, xmitted SSN, Xtalk, refn noise Accuracy outside range where fitted Macromodel utility factors listed earlier Esp. Complexity of model fit procedure

The Way Forward 2. Promulgate alpha standard Develop SpicetoMacromodel 3. Evaluate and propagate more broadly

Proposed Consortium Set up industry consortium to fund this work Benefits to consortium members IC vendor companies Macromodel tuned to their drivers Early access to successful macromodel formats First to market CAD companies Early access to successful formats Influence macromodel for simulator compatibility

Discussion (on the day) Acknowledgement and contribution of the highly accurate “black box” techniques contributed by Prof. Flavio Canavero and his group. George Katopis: 1. Study and development of a tool that helps the user with the selection of black box option based on "expected" accuracy and time. 2. Automatic generation of the black box models

Conclusions Ease of Use is just as important as model accuracy All macromodels are numerical black box format Key question is complexity and type of functions used