Horse Shoe Block Diagram SENSOR 1 SENSOR 2 SENSOR 3 SENSOR 4-8 MSP430 1 MSP430 2 MSP430 3 MSP430 4-8 MSP430 MASTER SENSOR SPI BUS A 1)User pushes button.

Slides:



Advertisements
Similar presentations
8259 Programmable Interrupt Controller
Advertisements

Categories of I/O Devices
DMA Controller (8237 Programming Examples)
Input and Output CS 215 Lecture #20.
Programmable Interval Timer
Chung-Ta King National Tsing Hua University
Programmable Keyboard/ Display Interface: 8279
Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
Direct Memory Access Introduction to 8237
Processor System Architecture
CS-334: Computer Architecture
1 Lecture 2: Review of Computer Organization Operating System Spring 2007.
CSS 372 Lecture 1 Course Overview: CSS 372 Web page Syllabus Lab Ettiquette Lab Report Format Review of CSS 371: Simple Computer Architecture Traps Interrupts.
CS150 Project Checkpoint 2 CheckPt2 is easy!!! BUT………………. This lab can be very tricky. BUT……………… Mark is here to help! You get to listen to cool.
Introduction An interrupt is an event which informs the CPU that its service (action) is needed. Sources of interrupts: internal fault (e.g.. divide by.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Interfacing. This Week In DIG II  Basic communications terminology  Communications protocols  Microprocessor interfacing: I/O addressing  Port and.
16.317: Microprocessor System Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 29: Microcontroller intro.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 4: Memory-Mapped I/O, Bus Architectures January 20, 2015.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
Synchronous Serial IO Send a separate clock line with data
MPC 555 Memory Controller and Chip Select
Camera Interfacing using ARM7
MSP432™ MCUs Training Part 5: Digital Peripherals
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
Input and Output Computer Organization and Assembly Language: Module 9.
Basic I/O Interface A Course in Microprocessor
Spring EE 437 Lillevik 437s06-l8 University of Portland School of Engineering Advanced Computer Architecture Lecture 8 Project 3: memory agent Programmed.
Khaled A. Al-Utaibi  Interrupt-Driven I/O  Hardware Interrupts  Responding to Hardware Interrupts  INTR and NMI  Computing the.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.
Fall EE 333 Lillevik 333f06-l23 University of Portland School of Engineering Computer Organization Lecture 23 RAID Input/output design RS232 serial.
Fall 2000M.B. Ibáñez Lecture 25 I/O Systems. Fall 2000M.B. Ibáñez Categories of I/O Devices Human readable –used to communicate with the user –video display.
Internal Components of a Computer Week 2 The Bus Main Memory Processor.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Interfacing External Sensors to Telosb Motes April 06,2005 Raghul Gunasekaran.
Lecture 1: Review of Computer Organization
8086 Interrupts and Interrupt Applications
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
UNIT 7 - INTRODUCTION TO I/O INTERFACING. TWO MAJOR TYPES OF I/O INTERFACING ISOLATED I/O - DEDICATED I/O INSTRUCTIONS ARE USED TO ACCESS I/O DEVICES.
Unit 1: Computing Fundamentals. Computer Tour-There are 7 major components inside a computer  Write down each major component as it is discussed.  Watch.
Digitally Configurable Audio Routing Patchbay DCARP System Software Presentation Aaron Cramer Western Washington University 2009.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
1 Bits, Bytes, Binary & Hex CIS TAG ▪ Byte Bit.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
1 load [2], [9] Transfer contents of memory location 9 to memory location 2. Illegal instruction.
I/O Systems.
Slides developed in part by Mark Brehob & Prabal Dutta
Lesson Objectives Aims Key Words Interrupt, Buffer, Priority, Stack
HKN ECE 220: Fall 2017 Midterm 1 AJ Schroeder, Evan Lissoos, Utsav Kawrani 23rd September, 2017.
Programming Microcontroller ADC – Analog Digital Converter
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
E3165 DIGITAL ELECTRONIC SYSTEM
CSI 400/500 Operating Systems Spring 2009
Computer Architecture
8259 Chip The Intel 8259 is a family of Programmable Interrupt Controllers (PIC) designed and developed for use with the Intel 8085 and Intel 8086 microprocessors.
ECE 3430 – Intro to Microcomputer Systems
HKN ECE 220: Spring 2018 Midterm 1
8259 Programmable Interrupt Controller
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Chapter 8 I/O.
Presentation transcript:

Horse Shoe Block Diagram SENSOR 1 SENSOR 2 SENSOR 3 SENSOR 4-8 MSP430 1 MSP430 2 MSP430 3 MSP MSP430 MASTER SENSOR SPI BUS A 1)User pushes button on MASTER to initiate data collection process. 2)MASTER controller initiates the sequence by triggering a common interrupt line across all sensor MSPs. 3)The sensor MSPs, begin collecting data from it’s associated sensor logging results to FLASH memory. 4)Each sensor pulls a line high indicating it is done collecting data. The DONE lines are AND-ed together to provide a single indicator line to the MSATER that all data collection is complete. 5)MASTER then reads each sensor through SPI bus and dumps data onto FLASH drive for subsequent reading by Excel A B B AB Interrupt DONE

Memory Map 0xFFCF 0xF800 1,983 Bytes 0xFFFF 0xFFC0 64 Bytes 0x10FF 0x1000 0x027F 0x Bytes 0x01FF 0x Bytes Peripherals RAM Main Interrupts 0xFA00 0xFC00 0xFE00 SEGMENT 0 SEGMENT 1 SEGMENT 2 SEGMENT 3 Your Program starts loading here SEGMENT B SEGMENT A (Block 0-7) SEGMENT C SEGMENT D 0x1040 0x1080 0x10C0 0x103F 0x107F 0x10BF 256 Bytes Information

Memory Map Sensor (Slave) Storage 0xFFCF 0xF800 1,983 Bytes 0xFFFF 0xFFC0 64 Bytes 0x10FF 0x1000 0x027F 0x Bytes 0x01FF 0x Bytes Peripherals RAM Main Interrupts 0xFA00 0xFC00 0xFE00 SEGMENT 0 SEGMENT 1 SEGMENT 2 SEGMENT 3 Your Program starts loading here SEGMENT B SEGMENT A (Block 0-7) SEGMENT C SEGMENT D 0x1040 0x1080 0x10C0 0x103F 0x107F 0x10BF 256 Bytes Information Sensors (Slave MSPs) store ADC results in a few different locations (segments) in FLASH memory. The program performs 704 ADC reads of the sensors at 8-bit resolution. The results are stored in the following locations in FLASH memory: 1)Segment 1 of Main Memory (512 bytes) 2)Segment D of Information Memory (64 Bytes) 3)Segment C of Information Memory (64 Bytes) 4)Segment B of Information Memory (64 Bytes) Total 704 Bytes

Horse Shoe ADC Sensor Samples FLASH Memory Total 250 Samples 25 Samples/Second Over 10 Second period Each sample requires 3 Bytes 10 bit ADC (2 Bytes) Sequence number (1 Byte) Total Storage required 250*3=750 Bytes ADC (2 Bytes), Sequence # (1 Byte) Second

Program Sequence User Pushes Button SLAVE 1 SLAVE 2 SLAVE 3 SLAVE n Put Address for 1 st slave on Address Bus Wait for ALL DONE indicator from Salve MSPs Master MSP430 Pause 1 Second Read ADC Store ADC Reading & Sequence # in FLASH Indicate Done Erase FLASH 250 times Pause 1/30 th Second Interrupt Erase Thumb Drive SPI Read Slave Data Write Slave Data to Thumb Drive Next Slave 8 times Close Thumb Drive Wait for /CS SPI Data From FLASH to MASTER START END EACH SLAVE

DONE Signal After the Interrupt signal is received (when the user presses the start button) – The Slave MSP430s start to collect & store sensor data – When they are finished they send back a DONE signal to the Master MSP430, – When the Master has received the DONE signal indicating ALL of the Slaves have completed their data collection, then Master can start the phase where Master collects the data from each Slave To save Chip-count & cost – The Slaves’ DONE signals are cascaded – Slave 8 signals DONE to Slave 7 – After Slave 7 completes it’s data collection AND receives a DONE signal from Slave 8, Slave 7 signals DONE to Slave 6 – And so on until all Slaves are DONE – Slave 1 signals DONE to Master indicating that ALL Slaves are DONE SLAVE 1 SLAVE 2 SLAVE 3 SLAVE n MASTER DONE

Horse Shoe Block Diagram SENSOR 1 SENSOR 2 SENSOR 3 SENSOR 4SENSOR 5 SENSOR 6 SENSOR 7 SENSOR 8

Flowchart User Pushes Button Sends Interrupt to Master & Salves Salves Pause for 1 second, Read & store data Master waits until it received READY signal from all Slaves Salves send READY signal to Master Master reads each Slaves data one at a time, storing results in FLASH Drive Salves send Data to Master when asked