Balanced Device Characterization. Page 2 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance.

Slides:



Advertisements
Similar presentations
Numbers Treasure Hunt Following each question, click on the answer. If correct, the next page will load with a graphic first – these can be used to check.
Advertisements

1 A B C
1 ZonicBook/618EZ-Analyst Resonance Testing & Data Recording.
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
AP STUDY SESSION 2.
1
Chapter 3 Demand and Behavior in Markets. Copyright © 2001 Addison Wesley LongmanSlide 3- 2 Figure 3.1 Optimal Consumption Bundle.
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2003 Chapter 3 Data Transmission.
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 6 Author: Julia Richards and R. Scott Hawley.
Author: Julia Richards and R. Scott Hawley
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 CPUs.
Properties Use, share, or modify this drill on mathematic properties. There is too much material for a single class, so you’ll have to select for your.
Objectives: Generate and describe sequences. Vocabulary:
Slide 1 Overview of Mixer Measurements Joel Dunsmore Solution Architect – Wireless Business Unit June, 2002 Some additions by Doug Rytting.
Fixture Measurements Doug Rytting.
UNITED NATIONS Shipment Details Report – January 2006.
David Burdett May 11, 2004 Package Binding for WS CDL.
FIGURE 2.1 The purpose of linearization is to provide an output that varies linearly with some variable even if the sensor output does not. Curtis.
1 RA I Sub-Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Casablanca, Morocco, 20 – 22 December 2005 Status of observing programmes in RA I.
Properties of Real Numbers CommutativeAssociativeDistributive Identity + × Inverse + ×
Custom Statutory Programs Chapter 3. Customary Statutory Programs and Titles 3-2 Objectives Add Local Statutory Programs Create Customer Application For.
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt BlendsDigraphsShort.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
PUBLIC KEY CRYPTOSYSTEMS Symmetric Cryptosystems 6/05/2014 | pag. 2.
1 Click here to End Presentation Software: Installation and Updates Internet Download CD release NACIS Updates.
REVIEW: Arthropod ID. 1. Name the subphylum. 2. Name the subphylum. 3. Name the order.
Break Time Remaining 10:00.
Turing Machines.
Table 12.1: Cash Flows to a Cash and Carry Trading Strategy.
PP Test Review Sections 6-1 to 6-6
Bright Futures Guidelines Priorities and Screening Tables
EIS Bridge Tool and Staging Tables September 1, 2009 Instructor: Way Poteat Slide: 1.
Chapter 3 Basic Logic Gates 1.
Bellwork Do the following problem on a ½ sheet of paper and turn in.
Exarte Bezoek aan de Mediacampus Bachelor in de grafische en digitale media April 2014.
RF Electronics Engineering
Copyright © 2012, Elsevier Inc. All rights Reserved. 1 Chapter 7 Modeling Structure with Blocks.
1 RA III - Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Buenos Aires, Argentina, 25 – 27 October 2006 Status of observing programmes in RA.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
CONTROL VISION Set-up. Step 1 Step 2 Step 3 Step 5 Step 4.
© 2012 National Heart Foundation of Australia. Slide 2.
Adding Up In Chunks.
MaK_Full ahead loaded 1 Alarm Page Directory (F11)
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt Synthetic.
Model and Relationships 6 M 1 M M M M M M M M M M M M M M M M
Subtraction: Adding UP
Datorteknik TopologicalSort bild 1 To verify the structure Easy to hook together combinationals and flip-flops Harder to make it do what you want.
1 hi at no doifpi me be go we of at be do go hi if me no of pi we Inorder Traversal Inorder traversal. n Visit the left subtree. n Visit the node. n Visit.
Analyzing Genes and Genomes
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Essential Cell Biology
FIGURE 12-1 Op-amp symbols and packages.
Converting a Fraction to %
Clock will move after 1 minute
Intracellular Compartments and Transport
PSSA Preparation.
Essential Cell Biology
Datorteknik TopologicalSort bild 1 To verify the structure Easy to hook together combinationals and flip-flops Harder to make it do what you want.
Immunobiology: The Immune System in Health & Disease Sixth Edition
Physics for Scientists & Engineers, 3rd Edition
Energy Generation in Mitochondria and Chlorplasts
Select a time to count down from the clock above
Murach’s OS/390 and z/OS JCLChapter 16, Slide 1 © 2002, Mike Murach & Associates, Inc.
1.step PMIT start + initial project data input Concept Concept.
1 Decidability continued…. 2 Theorem: For a recursively enumerable language it is undecidable to determine whether is finite Proof: We will reduce the.
Figure An amplifier transfer characteristic that is linear except for output saturation.
Presentation transcript:

Balanced Device Characterization

Page 2 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 3 Differential Device Topology 1 2 Unbalanced Device Signals referenced to ground Differential Device Signals equal amplitude and anti-phase Also supports a common mode (in-phase) signal Virtual ground 1 2

Page 4 Performance Attributes of Differential Circuits Noise Immunity from: – Power Supplies – Digital Hash – External EMI Minimize Radiation from Circuit Even-Order Harmonic Suppression RF Grounding Quality Less Critical

Page 5 Enablers Demand for Higher Performance, Lower Cost RF ICs Improved RF Device Performance Higher Yield RF ICs Improved RF Simulation Tools Increased IC Density

Page 6 Challenges Measurement Tools Are Mostly Unbalanced No Balanced VNA Calibration Standards No Balanced RF Connector Standards No Standard Reference Impedance (Z 0 ) for Balanced Devices

Page 7 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 8 Measurement Alternatives 1) DUT Desired measurement reference plane Calibration reference plane balun Balun only measures differential mode and difficult to calibrate

Page 9 Measurement Alternatives 1) DUT Desired measurement reference plane Calibration reference plane balun Balun only measures differential mode and difficult to calibrate 2)DUT Multiport single ended s-parameters do not address balanced modes

Page 10 Measurement Alternatives 1) DUT Desired measurement reference plane Calibration reference plane balun Balun only measures differential mode and difficult to calibrate 2)DUT Multiport single ended s-parameters do not address balanced modes 3)DUT Reference plane Consider DUT to have balanced pairs by using mixed-mode s-parameters 1 2

Page 11 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 12 How Many Ports Does this Device Have? Example: Balanced Amplifier

Page 13 Unbalanced and Balanced Devices Port 1 Port 2 Port 3 Port 4 Unbalanced: ports referenced to gnd (S-parameters) Port 1 Port 2 Balanced: ports are pairs (Mixed-Mode S-parameters)

Page 14 Single-Ended S-Parameters Conventional S-Parameters Answer the Question … responses what are the corresponding responses on all ports of the device? stimulated, If a single port of a device is stimulated,

Page 15 Mixed-Mode S-Parameters Mixed-Mode S-Parameters Answer the Question … stimulated If a balanced port of a device is stimulated with a common-mode or differential-mode signal, responses what are the corresponding common-mode and differential-mode responses on all ports of the device?

Page 16 Port 1 Port 2 Port 3 Port 4 Single-Ended 4-Port Single-Ended S-Parameter Review

Page 17 Single-Ended S-Matrix Stimulus Ports Response Ports

Page 18 Mixed-Mode S-Parameter Basics

Page 19 Mixed-Mode S-Parameter Basics

Page 20 Mixed-Mode S-Parameter Basics

Page 21 Mixed-Mode S-Parameter Basics

Page 22 Mixed-Mode S-Matrix Naming Convention: S mode res., mode stim., port res., port stim. Port 1 Port 2 Differential-Mode Stimulus Common-Mode Stimulus Differential- Mode Response Port 1 Port 2 Port 1 Port 2 Common- Mode Response

Page 23 Mixed-Mode S-Matrix: DD Quadrant Input Reflection Output ReflectionForward Transmission Reverse Transmission Describes Fundamental Performance in Pure Differential-Mode Operation

Page 24 Hybrid Network: Divides Signals Differentially Combines Signals Differentially Conceptual View of DD Quadrant Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Differential Divide/Combine Differential Divide/In-Phase Combine In-Phase Divide/Differential Combine In-Phase Divide/Combine

Page 25 Mixed-Mode S-Matrix: CC Quadrant Input Reflection Output ReflectionForward Transmission Reverse Transmission Describes Fundamental Performance in Pure Common-Mode Operation

Page 26 Conceptual View of CC Quadrant Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Differential Divide/Combine Differential Divide/In-Phase Combine In-Phase Divide/Differential Combine In-Phase Divide/Combine Hybrid Network: Divides Signals In-Phase Combines Signals In-Phase

Page 27 Mixed-Mode S-Matrix: CD Quadrant Input Reflection Output ReflectionForward Transmission Reverse Transmission Describes Conversion of a Differential-Mode Stimulus to a Common- Mode Response Terms Are Ideally Equal to Zero with Perfect Symmetry Related to the Generation of EMI

Page 28 Conceptual View of CD Quadrant Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Differential Divide/Combine Differential Divide/In-Phase Combine In-Phase Divide/Differential Combine In-Phase Divide/Combine Network: Divides Signals Differentially Combines Signals In-Phase

Page 29 Mixed-Mode S-Matrix: DC Quadrant Input Reflection Output ReflectionForward Transmission Reverse Transmission Describes Conversion of a Common-Mode Stimulus to a Differential- Mode Response Terms Are Ideally Equal to Zero with Perfect Symmetry Related to the Susceptibility to EMI

Page 30 Conceptual View of DC Quadrant Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Stimulus Response Differential Divide/Combine Differential Divide/In-Phase Combine In-Phase Divide/Differential Combine In-Phase Divide/Combine Network: Divides Signals In-Phase Combines Signals Differentially

Page 31 Differenti al Mode Stimulus Single Ended Stimulus Common Mode Stimulus Port 2Port 1Port 2 Port 1 Differential Mode Response Common Mode Response Single Ended Response Port 2 Port 1 (unbalanced) Port 2 (balanced) Differential Mode Common Mode Single-Ended Three-Terminal Devices

Page 32 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 33 What are the simultaneous conjugate input and output matching impedances of the following circuit? Brain Teaser #1 Single-ended 2-port

Page 34 What are the simultaneous conjugate input and output matching impedances of the following circuit? Brain Teaser #1: Answers Single-ended 2-port where: Well-documented relationship between simultaneous conjugate match and s- parameters.

Page 35 Brain Teaser #2 What are the simultaneous conjugate input and output matching impedances of the following circuit? Differential 2-port

Page 36 Brain Teaser #2: Answers What are the simultaneous conjugate input and output matching impedances of the following circuit? Differential 2-port where: Reduce performance of differential circuit to a single mode of operation using mixed-mode s-parameters, and follow same procedure as single-ended 2-port.

Page 37 Simultaneous Conjugate Match: Single-Ended vs. Differential Single-Ended 2-Port where: Differential 2-Port where:

Page 38 Balanced Device Design Methodology Matching Example can be Also be Extended to Other Design Considerations (K, MAG, VSWR, Z, etc.) Reason is Parallel Approach to Parameter Derivation For Balanced Device, Use Identical Approach as Single-Ended Design Isolate Balanced Device to Specific Mode – Substitute Parameters – Example: (S nm S DDnm )

Page 39 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 40 Port 1 Port 3 Port 2 Port 4 Single-Ended Representation (Conventional S-Parameters) Balanced Representation (Mixed-Mode S-Parameters) Port 1Port 2 SAW Filter Measurement Example

Page 41 Reference Z = 350 (all ports) Capacitive Component to Port Matches Insertion Loss (14.5dB) Input-Input Coupling Output-Output Coupling Port 1 Port 3 Port 2 Port 4 Single-Ended SAW Filter Performance

Page 42 Port 1Port 2 Z 0 = 700 Differential Stimulus Common Response Common Stimulus Differential Response Z 0 = 175 Differential Stimulus Differential Response Common Stimulus Common Response Reference Z depends on mode Well-matched differentially Reflective in common mode Insertion Loss (8.9dB) Mode conversion Common Mode rejection (60dB) Balanced SAW Filter Performance

Page 43 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance Parameters Balanced Devices Design Methodology Measurement Example Conclusion

Page 44 Better accuracy than measurements made with a Balun Uses existing Calibration standards Comprehensive characterization (D-D, C-C, D-C, C-D) Describes behavior in intended operating mode – not misleading like Single-Ended data Insight into system performance considerations Conclusions