XTRP Hardware Mike Kasten University of Illinois 2/24/00.

Slides:



Advertisements
Similar presentations
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
Advertisements

MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
Sector Processor – to – Muon Sorter tests M.Matveev Rice University January 8, 2004.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
Nathan Eddy Aug 17, 2000 Trigger Workshop slide - 1 Data Board l 2 production boards in testing on the 14th floor l Both boards are fully functional at.
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
Gregory PawloskiAugust 22, 2002 MPC Testing Progress.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
For more information on Pulsar board: Burkard Reisert (FNAL) Nov. 7 th, 2003 PULSAR Production Readiness.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Kevin Pitts February 24, 2000 XTRP Review slide - 1 XTRP Review Agenda: äIntroduction/OverviewK. Pitts10’ äBoard StatusM. Kasten25’ äDAQ/Interface/Test.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
Richard E. Hughes 21 September 2003; p.1 IEEE/NSS 2003 Portland, OR eXtremely Fast Tracker; The Sequel Richard Hughes, Kevin Lannon Ben Kilminster, Brian.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
Pulsar Status Report Ted Liu Friday Trigger Meeting, May 10th. 02 PULSAR: PULSer And Recorder Pulsar design overview:  from L2 teststand tool to a general.
SVT workshop October 27, 1998Stefano Belforte - INFN Pisa1 SVT Vertical Slice Test Goals Schedule Hardware to be tested Software  pre-existing  developed.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
11 th April 2003L1 DCT Upgrade FDR – TSF SessionMarc Kelly University Of Bristol On behalf of the TSF team Firmware and Testing on the TSF Upgrade Marc.
XTRP Software Nathan Eddy University of Illinois 2/24/00.
November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
IAPP - FTK workshop – Pisa march, 2013
Initial check-out of Pulsar prototypes
Production Firmware - status Components TOTFED - status
AFE II Status First board under test!!.
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
University of California Los Angeles
Darin Acosta University of Florida
UK ECAL Hardware Status
University of California Los Angeles
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

XTRP Hardware Mike Kasten University of Illinois 2/24/00

Data board (x12) Clock/control board Clock/control transition module Data board transition module (x12) CDF clock Data boards (duplicates) 2 XFT linkers L1 muon L1 calorimetry Level1 Request 132 ns + 33ns clocks SVT L2 trigger 12 data boards 30 ° (2 wedges) The core XTRP System XTRP I/O Internal communication Track Data

XTRP Teststand #1: Pre-crate Custom Backplane Initial power-up Boot PROM VME emulation –Signals via Unidig Module –C code Power measurement U of Illinois

XTRP Teststand #1: VME crate Successfully completed VME transactions –Write/Read registers –Load extrapolation RAMs Benchtop accessibility & VME emulation were extremely helpful for initial debugging This teststand will provide initial testing infrastructure for new VME boards

XTRP Teststand #2: VME crate VIPA-style Test Crate at U of Illinois VME access –Write/Read registers –Load extrapolation RAMs Multi-board system –Controller / TestClock / Clock Control / Data –Send clock signals from Clock Board to Data Board –Step data through Data Board (slow clock) Software Development –DataBSim.java (Data Board simulator) –XtrpExpertPanel.java (Test engine)

XTRP Functional Clock Test VME write (+Test Clock) TestClock Clock Board 132ns Clock Data Board 132ns, 33ns, Sync Signals CLOCK TEST 132ns, 33ns, Sync Signals

Set up Data Board & Clock Board Repeat N times: –Load XFT Simulation data into Data Board –Increment Data Board clock via Clock Board –Increment Simulator Compare Data Board versus Simulator Debug Functional Data Test Procedure

XTRP Functional Data Test VME write Test Clock Clock Board Data Board VME read & compare to Simulation STEPPED 132ns, 33ns, Sync Signals VME write XFT Simulation Data

XTRP Teststand #2: VME crate Data Board II is necessary –simple reroutes: ~100 power supply pins (64 identical ICs ) various –Mechanical compliance –Improvements (JTAG & buffering) Data Board I lives on… –Completely Functional –Acceptable to use for B0 integration tests Clock Control Board is OK (so far) –Corrections do exist: ~25 total wires –Relayout not planned

XTRP Teststand #3: Wilson Hall Multi-crate system –XFT CDF-style Crate Test Clock / Clock Splitter / Controller / TRACER LinkerTester Linker / Output Modules –XTRP VIPA-style Crate Controller / TRACER Data Board Clock Control Board Much much more Software Development

XTRP Tests VME write Linker(2) Output Formatters Data Board VME read from Pipe FPGAs Data transferred at full speed for 250 clocks Linkertester Input Fifos INPUT TEST VME read & compare to Simulation CAL/MUON Data DATA TEST >100,000,000 clocks errors: x to xFFFFFF >1,000,000 clocks error free

XTRP Tests Linkertesters (2) Output Fifos Input Fifos VME write VME read & compare to Simulation Linkers (2) Data Board Data transferred at full speed for 10k clocks >10,000,000 clocks error free

XTRP Tests Linkertester Output Fifos Input Fifos VME write VME read & compare to Simulation Data Board Data transferred at full speed for 10k clocks Software under development

XTRP Teststand #3: Wilson Hall Data Board I –No more layout errors found Data Board Transition Module - new board necessary –wiring corrections: ~5 –PCB footprint for Muon connector is wrong Clock Board –No more layout errors found Clock Board Transition Module - new board necessary –Errors found independent of testing

Plan for New Hardware Data Board II –Quotes requested, waiting for responses –Contract Assembler reviewing BOM –Target date for 1st DBII: April 1, 2000 Data Board Transition Module –Want to connect to Muon & Calorimetry systems first –Target date for new TM: April 15, 2000 Clock Board Transition Module –Need a new board for SVT & L2P integration –Target date for new TM: May 1, 2000

Input Test Error Linker(2) Output Formatters x to xFFFFFF Data Board Transition Module 3.3V LVDS Receiver 3.3V LVTH Latch Backplane xFFFFEF xFFFFFF Error seen on only 1 out of 96 bits