11 The Presentation That Arpad Forgot Michael Mirmak Intel Corp. September 30, 2008.

Slides:



Advertisements
Similar presentations
11 *Other names and brands may be claimed as the property of others Purpose –The following slides summarize rules and issues for the new mixed-mode format.
Advertisements

The uA741 Operational Amplifier
Differential Amplifiers and Integrated Circuit (IC) Amplifiers
Kit Building Class Lesson 4Page 1 R and X in Series Inductors and capacitors resist the flow of AC. This property is called reactance. Resistance also.
Lecture 4: Signal Conditioning
EC 2208 – Electronic Circuits Lab 1
Foundations of Physics
Circuit Analysis III Section 06.
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
CH5 AC circuit power analysis 5.1 Instantaneous Power 5.2 Average Power 5.3 Effectives values of Current & Voltage 5.4 Apparent Power and Power Factor.
Week2bEECS 42, Spring 2005Prof. White Find i 2, i 1 and i o Circuit w/ Dependent Source Example.
10/11/2004EE 42 fall 2004 lecture 181 Lecture #18 Summary of ideal devices, amplifier examples Reminder: MIDTERM coming up one week from today (Monday.
Copyright © 2009 Pearson Education, Inc. Lecture 7 – DC Circuits.
Network Theorems SUPERPOSITION THEOREM THÉVENIN’S THEOREM
1 ECE 3336 Introduction to Circuits & Electronics MORE on Operational Amplifiers Spring 2015, TUE&TH 5:30-7:00 pm Dr. Wanda Wosik Set #14.
1 Chapter 3 Methods of Analysis Copyright © 2013 The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Circuit Theory What you will use this for –Power management –Signals between subsystems –Possible analog data types How the knowledge will help you –Understanding.
Foundations of Physics
Copyright © 2009 Pearson Education, Inc. Chapter 26 DC Circuits.
Electronics 1 Lecture 7 Diode types and application
Chapter 4 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Alternating-Current Circuits Chapter 22. Section 22.2 AC Circuit Notation.
1 Chapter 3 Methods of Analysis Copyright © 2013 The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Series and Parallel Circuits
Series-Parallel Circuits
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
Series Circuits Lecture No.4 Mehran U.E.T Khairpur.
Basic Electrical Engineering Lecture # 04 Simple Resistive Circuits Course Instructor: Engr. Sana Ziafat.
Behavioral Buffer Modeling with HSPICE – Intel Buffer
BY N.S.SRIVATCHAN ASSISTANT PROFESSOR EEE DEPT
Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.
Copyright © 2009 Pearson Education, Inc. Chapter 26 DC Circuits.
Transistor Amplifiers
1/38 Passive components and circuits - CCP Lecture 5.
03/05/04 *Other brands and names are the property of their respective owners Intel Confidential Page 1 Original Cookbook Objectives Triage to find keywords.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Fundamentals of Electric Circuits Chapter 18 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Introduction to Operational Amplifiers
1 Lecture I II & III on TRANSISTOR BIASING & STABILIZATION.
Other Transistor Circuits
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Engineering Science EAB_S_127 Electricity Chapter 2.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Modeling Formats and Procedures at Intel Michael Mirmak Intel Corp. JEITA IBIS Conference March 24, 2005 マイケル マ一マク インテル コ一ポレ一ション.
DC−DC Buck Converter.
Win with Technology Leadership. Leap Ahead IBIS Enhancement Priorities: Differential Pins and Measurements as an Example Michael Mirmak Intel Corp. Chair,
09/27/04 *Other brands and names are the property of their respective owners Page 1 Objective: match FD response of IBIS to transistor buffer IBIS and.
4-2-2 Passive filters. Passive filters At the end of this topic you will be able to; recognise, analyse, and sketch characteristics for a low pass and.
Network Theorems Topics Covered in Chapter 8 8-1: Kirchhoff’s Current Law (KCL) 8-2: Kirchhoff’s Voltage Law (KVL) 8-3: Superposition Theorem 8-4: Thevenin’s.
Chapter 10 RC Circuits.
Chapter 6 BJT Amplifiers
Unit 7, Chapter 20 CPO Science Foundations of Physics.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
The Working Theory of an RC Coupled Amplifier in Electronics.
RC Circuits (sine wave)
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
Superposition Theorem
BIRD Terminology Issues Bob Ross
General K-table Extraction Proposal Using SPICE Bob Ross, Teraspeed Labs DesignCon IBIS Summit Santa Clara, California January.
Electric Circuits Fundamentals
Fundamentals of Electric Circuits Chapter 18
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Ground Recommendations Review of Recent Discussion
CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS
IBIS 6.2 Editorial Resolutions
Presentation transcript:

11 The Presentation That Arpad Forgot Michael Mirmak Intel Corp. September 30, 2008

22 Proposal for New Keywords to Improve Buffer Impedance Modeling Michael Mirmak Intel Corp. September 30, 2008

33 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others A Simple Proposal Add two “traditional” IBIS keywords to IBIS 5.1 –[C_comp Series R] –[C_comp Series C] Examples [C_comp Series R] Branch 1 | units below are volts, ohms |Voltage typ min max NA NA NA NA NA NA [C_comp Series C] Branch 1 | units below are volts, farads |Voltage typ min max 0.0 4p NA NA p NA NA p NA NA

44 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Concept This approach captures both buffer Z(f) and Z(V) variations, improving time- and frequency-domain modeling. It supports the “Rdie” DDR approach currently documented by JEDEC. It avoids direct frequency-based tables, difficult extraction methods or extensive model pre-processing. Supporting these in today's tools should not represent any more of a burden than classic C_comp does. The tables here cover an I-V-like voltage range, but need not match I-V ranges for any particular table. In many cases a pair of voltage rows for a particular [... R] and [... C] with different voltages but identical R and C values per corner would be perfectly adequate. C Comp Branch 1 Branch 2 Branch 3 …

55 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Keyword Syntax Rules [C_comp Series R] and [C_comp Series C] –are optional –are hierarchically located within [Model] –may appear multiple times within any [Model] –contain only one subparameter, "Branch" –contain four columns of data after the required subparameter –columns are voltage, and typ/min/max ohms (for [... Series R]) –columns are voltage, and typ/min/max farads (for [... Series C]) –do not affect, override or interfere with existing C_comp values –if one is present, the other is required for any given Branch value –voltage corresponds to pad vs. pulldown/ground clamp rail (really, the bias voltage for AC sweeps) –voltage sweep should correspond to pulldown range (-Vcc to 2*Vcc) –must not contain negative values (voltage, capacitance or resistance) Branch subparameter –is required for any usage of [C_comp Series R] and/or [C_comp Series C] –contains an integer argument, positive and non-zero –no two [... Series C] tables may have the same Branch value in the same [Model] –no two [... Series R] tables may have the same Branch value in the same [Model] –If multiple tables are present, one must use the value 1 and others must use sequential increasing Branch values

66 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Issues These keywords are generally subject to the same usage rules and restrictions as C_comp (e.g., not in series devices or [Driver Schedule] scheduled models). No special treatment or procedure is defined here for differential buffers. A differential RC could be defined in a separate keyword structure, along with a differential C_comp. These keywords are not expected to be used with multi-lingual (IBIS 4.1/4.2) buffers. IBIS AMI should be unaffected, though the use of heavily voltage- dependent RC circuits may violate the LTI assumption in some cases. Additional keywords or subparameters may be required should separate RC circuits connected to the pullup rail, power clamp rail, etc. be needed. Impact to and usage in ECL designs is unknown.

77 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others From April & October 2004 IBIS Summits…

88 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others How is C_comp data collected? Common method for single-ended buffer C_comp 1.Use Vsource with known edge rate, dV/dt 2.Measure the input current 3.Calculate capacitance (may have to take an average) Driver I Vsource dV/dt What about for the differential case? How about pre-emphasis (wired-or structures)?

99 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others IBIS for SerDes Pre-Emphasis A BCD TX+ TX- Pre-Emphasis A = PC = P B = PD = P De-Emphasis A = PC = P B = PD = P MainBoost Pullup – Main (+ & -) Pullup – Boost (+ & -) Ground Clamps Main + & - 1) Extract C_comp for entire buffer 2) Split C_comp across Main, Boost

10 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Results of Crude C_comp Accounting Transistor vs. Combination IBIS into Rload C_comp = 8pF

11 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Proposed Fix Method 2: Adjust all V-t curves for the total C_comp value before using the models for simulation –Each V-t curve reflects total C_comp load –Adjust each curve (Main, Boost) for total C_comp –Set IBIS C_comp for Main, Boost to 0 pF –Add external cap equal to original total C_comp images and equations from A. Muranyi Vwfm_pu (V-t) Vfx_pu fixture Current through fixture is function of current through pullup AND through die cap

12 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Another New Approach First C_comp adjustment attempt made two assumptions –Differential buffers can be “split” in two –Each can be modeled adequately with a single C_comp Additional data calls at least one assumption into question –Single C_comp does not permit frequency dependence –A differential component appears at some frequencies Proposal: Stay in AC Domain for C_comp Measurement –Attempt to match AC behavior of simulation model –Once model correlates in frequency of interest, add data into IBIS model –This may stretch IBIS 3.2/4.0 beyond available keywords

13 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Our Target Behavior V Hz F ~ pF ~ 5-7 pF A Low Pass Filter!

14 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Recall L. Giacotto’s Slides… 2002: Luca Giacotto presented twice on buffer impedance starting with observations by A. Muranyi Two caps, two resistors

15 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Original Giacotto-Muranyi C_comp Model Pad C Comp = 7pF C 1 = 8.3pF 45 Ω R1 Linearized I-V Curve One side of our differential buffer (built-in pulldown, current source is AC high-Z) Near DC, only 45 Ω; At low AC, caps look more like ~ 14 pF Value of R1 depends on frequency of drop in capacitance to ~ 7 pF

16 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Model vs. AC Analysis of Buffer transistor model Ignoring voltage…

17 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Modified G-M Model Pad C Comp = 3p C 2 = 8.3p 45 Ω R1 R2 C 3 = 4p Linearized I-V Curves Near DC, only 45 Ω; At low AC, caps still add to ~ 14 pF Adding new elements to cause new “break” in frequency

18 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Modified Model AC Analysis transistor model Ignoring voltage…

19 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Model is a fair match up to ~ 2 GHz Problems arise –A single C_comp value is no longer adequate –No IBIS keywords support this structure –Still need to “back out” these elements from V-t curves Model Assessment Pad C Comp = 3p C 2 = 8.3p 45 Ω R1= 5 kΩ R2 = 20 Ω C 3 = 4p Linearized I-V Curves

20 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Original C_comp Adjustment Pad C Comp R fixture Diff. Driver I driver I cap I fixture I driver (t) = I cap (t) + I fixture (t) I cap = C_comp * dV/dt where dV/dt is instantaneous V-t slope I fixture = V-t/R fixture, taken at every time point “Cap-less” V-t curve = I driver (t) * R fixture –Driver is pullup curve set with internal pulldowns –V fixture = 0, since there is no active, driving pulldown

21 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Modified Approach Pad (V-t curves) C Comp R fixture Diff. Driver I driver I cap I fixture Very tricky differential equation… Easier solution – use EDA tool to generate data! –Create netlist as shown –Drive PWL source with original V-t data set(s), at pad –CCCS into load = Rfixture provides “adjusted” V-t curves C1C1 C2C2 R1R1 R2R2 I1I1 I2I2 V1V1 V2V2

22 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Assessment We can now adjust V-t curves for AC C_comp –Enabling each portion of differential buffer… –Take a separate V-t curve (Main Only, Boost only) –Take AC domain frequency response for entire buffer –Single-ended response only analyzed so far –Match AC domain with model & extract adjusted V-t curve Can we repeat the process for differential behavior? V Hz F A High Pass Filter!

23 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others What About Differential C_comp? Pad C CompP = 3p C 2P = 8.3p 45 Ω R 1P = 5k R 2P = 20 C 3P = 4p C CompN = 3p 45 Ω R 1N = 5k R 2N = 20 C 2N = 8.3p Pad C 3N = 4p To match our target… R D ~ 2 Ω At high Hz, C2P and C2N add up, acting differentially Bias = 0V We need R diff, not C diff !

24 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Differential C_comp (Bias = 0 V) Diff. C_comp resembles a pass-band filter (BW ~ 1/Rd)

25 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others What About Differential C_comp? Pad C CompP = 3p C 2P = 8.3 p 45 Ω R 1P = 5k R 2P = 20 C 3P = 2.33 p C CompN = 3p 45 Ω R 1N = 5k R 2N = 20 C 2N = 8.3 p Pad C 3N = 2.33 p To match our target… R D ~ 2 Ω At high Hz, C2P and C2N add up, acting differentially Bias = 0.75 V

26 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Diff. C_comp (Bias = 0.75 V)

27 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others What About Differential C_comp? Pad C CompP = 2.6 p C 2P = 4.86 p 45 Ω R 1P = 5k R 2P = 800 C 3P = 1.63 p C CompN = 2.6 p 45 Ω R 1N = 5k R 2N = 800 C 2N = 4.86 p Pad C 3N = 1.63 p To match our target… R D ~ 2 Ω At high Hz, C2P and C2N add up, acting differentially Bias = 1.5 V

28 Copyright (C) 2008 Intel Corporation. All Rights Reserved.*Other names and brands may be claimed as the property of others Diff. C_comp (Bias = 1.5 V)